Home > Community > Tags > cts cascade buffers
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

cts cascade buffers

  • Clock Gating

    I am writting a script where I need to find out all the flops connected to a particular integrated clock gating cell?? when i am using r eport_timing -from "ICG_name" This is giving me unconstrained path.
    Posted to Digital Implementation (Forum) by AB5001 on Mon, Oct 22 2012
  • Re: Regarding clock spec file

    Large buffers near the CTS root to keep the intermediate input pins transition sharp on these long routes. Smaller buffers are more apropriate for shorter but high fannout leaf driver cells. "SinkMaxTran" & "BufMaxTran" are droping with each tech node 32nm < 100ps Give CTS...
    Posted to Digital Implementation (Forum) by fitz on Mon, Jul 16 2012
  • cascade buffers on DontTouch nets during CTS

    CTS engine doesn't seem to honor DontTouch nets, as some CASCADE buffers are added on the DontTouch nets. Can someone share some thoughts on 1. why CTS engine doesn't honor DontTouch nets? 2. is there a way to instruct the tool to avoid insertion of CASCADE buffers on DontTouch nets? Regards...
    Posted to Digital Implementation (Forum) by Rajesh Vembu on Mon, Oct 18 2010
Page 1 of 1 (3 items)