Home > Community > Tags > copper to copper spacing
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

copper to copper spacing

  • Copper Pouring and Gloss (is it a problem?)

    Hello, i am designing a microcontroller 2 sided board in Allegro 16.5, after routing all the components, i want to apply the Copper Poring(Power Ground) on both sides. I can do it easily but the problem is, after copper pouring when I use "Gloss" option , the blank spaces which was there between...
    Posted to PCB Design (Forum) by raul5565 on Wed, May 8 2013
  • Re: REG:SAME NET VIA PARTIAL CONNECT

    This is a very simple problem to solve. Here is how: Looking at the picture, you have the design rules set to something like: line to line spacing 7 mils line to via 5 mils via to shape 5 mils line to shape 25 mils So you allow as little as 5 mils from a via to a shape, but from a line to a shape you...
    Posted to PCB Design (Forum) by Theodor on Sat, Mar 2 2013
Page 1 of 1 (2 items)