Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> convergence
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
convergence
1801-2009
1801-2013
abstraction
ac
ac analysis
ac biasing
Agile
agile development
agile methods
agile teams
analog
analog behavioral models
analog design
Analog Simulation
book review
cadence
Cadence IC6.1.5
Cadence model spice
Capture
China
circuit simulation
Conformal
CPF
CPF user
Crocus
dc
dc analysis
DC sweep
DCOp
DCSweep
divergence
DRAM
E D360
ECOs
EDA360
errset problem cadence skill
Fitzpatrick
flash
Functional Verification
Haqqani
IC6.1.5
IEEE 1801
Incisive
Industry Insights
intent
Japan
Kamran Haqqani
layout
LC Oscillator Startup
low power
LVS
Maxim
MemCon
memories
memory
Micron
mixed signal
mixed-signal
mixed-signal seminars
mixed-signal ToT
mixed-signal verification
Monte Carlo
Monte Carlo analysis
MRAM
nodeset
nograph
noise analysis
OrCad
OrCAD book
OrCAD Capture
parametric sweep
PCM
performance analysis
phase noise
pnoise
post layout simulation
post-simulation
power formats
PSpice
PSpice book
PSpice models
PSS
RF
RFIC
signoff
silicon realization
simulations
simulator
SoCs
Spectre
stimulus editor
Tech on Tour
transient analysis
transmission lines
tstab
UPF
UPF 2.1
verification
Virtuoso
XtremeEDA
A CPF User Perspective on IEEE 1801 (UPF) “Methodology Convergence”
By leveraging Common Power Format (CPF) constructs and removing some older Unified Power Format (UPF) commands, the emerging IEEE 1801-2013 standard (UPF 2.1) will help enable "methodology convergence" with CPF. Kamran Haqqani, principal engineer at Maxim Integrated, will be happy to see this...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, May 13 2013
Problem in Cadence Virtuoso AC analysis
Hi all, I am facing an often discussed problem while simulating a differential pair in cadence virtuoso. Though I have biased the transistors through DC (though they are in subthreshold mode), yet when I try do do ac analysis (I follow all regular steps) I get a zero magnitude at output. Ths schematic...
Posted to
Custom IC Design
(Forum)
by
OneNewBoy
on Thu, Mar 21 2013
Re: Different op amp gains using different spectre analysis
Thanks for reply, However I am facing a very strange problem in my simulation, please help me with this: I am running a parametric simulation to experiment & get the optimal bias current of Op-Amp . For this I gave a list of "I_bias" as "5u 7u " in the parametric analysis window...
Posted to
RF Design
(Forum)
by
OneNewBoy
on Thu, Mar 21 2013
New Book: Analog Design and Simulation Using OrCAD Capture and PSpice
Thousands of engineers worldwide use OrCAD Capture for PCB schematic entry and PSpice for circuit simulation. These popular products, both provided by Cadence, deserve a good "how to" book -- and now they have one. It's titled " Analog Design and Simulation Using OrCAD Capture and...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Feb 20 2013
VCO transient analysis : Convergence Issues.
Hi, I am facing convergence issues while doing transient analysis on a LC MOS cross-coupled oscillator. Figure of the NMOS-only cross-coupled oscillator is attached along. Spectre Version : 10.1.0.204 As suggested by Andrew on this forum , I am doing moderate analysis with integration method : traponly...
Posted to
RF Design
(Forum)
by
rsrk
on Tue, Oct 30 2012
High frequency quadrature VCO design with good phase noise
Hello everyone I am a newbie engineer starting my career in RF IC design and working on designing a high frequency VCO (38 GHz) with good phase noise characteristics. I am using Cadence IC6.1.5-64b.500 version and spectre simulator for the schemtic design and simulations. I have to do everything from...
Posted to
Custom IC Design
(Forum)
by
rohan kr
on Thu, Mar 29 2012
Re: Phase Noise vs frequency graph problem
Thanks Frank for replying. Yes, I have seen that post-it explains the equation which spectre uses to find the pnoise...but it doesnt help me to get the right graph with negative values of pn. I am doing the pss-pnoise simulation using the following settings: PSS : Harmonic Balance beat freq - 37.93G...
Posted to
Custom IC Design
(Forum)
by
rohan kr
on Wed, Mar 28 2012
Irregularity during DC Sweep Simulation
Hi all (or specifically to Andrew), I have noticed a strange irregularity during a DC Sweep simulation scenario and I would like to know if anyone knows what could be wrong. I ran DCOp simulations on a test circuit changing a parameter (the supply voltage, VDD) and got certain results. I used nodeset...
Posted to
Custom IC Design
(Forum)
by
aditeman
on Wed, Nov 2 2011
Guest Blog: Agile Development Eases Convergence in Silicon Realization
Agile software development methods result in highly adaptive environments that support incremental development with cross-functional teams. According to Neil Johnson, principal consultant at Cadence partner and design services provider XtremeEDA , agile methods are a natural fit for Silicon Realization...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Mar 30 2011
Is China Ready for Next Generation Mixed-signal Design?
A Chinese design engineer told me that his manager once told him: "You do not have to have creativity but you must know how to imitate!" This is kind of a reflection of the rapid technology growth in China for the past decade, where many of the technology advancements came from learning the...
Posted to
Mixed-Signal Design
(Weblog)
by
QiWang
on Fri, Mar 18 2011
Page 1 of 2 (12 items) 1
2
Next >