Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> cloud/Industry Insights
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
cloud,Industry Insights
12Gb/s
12Gps SAS
20nm
28HP
28nm
3D ICs
3D-IC
40/100
40nm
academia
ADE
Amazon
AMBA
AMBA 4
Analog
apps
ARM
ARM Techcon
bandwidth
billion gate
billion gate simulation
Browne
CAD
CAD infrastructure
CAD methodologies
Cadence
Cadence Academic Network
Cadence IT
CDN Live
cloud computing
collaboration
DAC
datacenters
DDR
DDR3
DDR4
DDR4 IP
Double Patterning
DRAM
East
ecosystem
EDA
EDA Consortium
EDA in cloud
EDA infrastructure
EDA symposium
EDA360
EDAC
EDI 11.1
EDP
EDP 2012
EDP workshop
EDPS
education
Electronic Design Processes
Electronic Design Processes
Encounter
Encounter 11.1
engineering
ESL
Ethernet
Ethernet IP
Europe
Europractice
fireside
foundry
FPGA
GbE
Gigabit Ethernet
Global Foundries
Global Technology Conference
GlobalFoundries
grid computing
Griffith
GTC
Hackett
HDMI
Intel
IP
IT
keynote
Kuehlmann
Lip-Bu Tan
low power
Mobile
PCI Express
PCIe
PCS
SaaS
security
servers
SoC
Synopsys
Tan
TSMC
VCAD
Verification IP
video
VIP
Xuropa
How Cadence Helps Universities Build EDA Infrastructures
Many EDA companies, including Cadence, have university programs that make it easier for academia to acquire tools. But what about the software/hardware infrastructure that supports those tools? In this era of budget shortfalls, university compute infrastructures are under severe stress. Recently the...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Nov 7 2012
MemCon Keynote: Cloud, Mobility Disrupt Semiconductor Memory Ecosystem
Do you think memory is a boring, slow-moving technology? That's definitely not the case, according to Martin Lund (right), senior vice president at Cadence and keynote speaker at the MemCon 2012 conference Sept. 18, 2012. Lund asserted that these are "exciting times" for a semiconductor...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Sep 18 2012
Video: Xuropa, Intel and Cadence Collaborate to Speed EDA in the Cloud
Cloud computing can generally support the types of workloads required by EDA tools, but when it comes to billion-gate semiconductor simulation, there's room for improvement. A recent collaboration between Xuropa, Intel and Cadence, presented at the user track at the June Design Automation Conference...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jun 27 2012
How NVM Express and 12Gb/s SAS Enable the Cloud – and Why Verification IP Helps
Two emerging protocol storage standards - Non-Volatile Memory Express (NVM Express or NVMe) and 12 Gbit/second Serial Attached SCSI (SAS) - are set to play a crucial role in the future of personal and cloud computing. As a result, Cadence has announced verification IP (VIP) support for these protocols...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Mar 27 2012
CDNLive! – Lip-Bu Tan Keynote Cites Semiconductor Growth Drivers
CDNLive! Silicon Valley , the annual Cadence U.S. user conference, opened in San Jose, California March 13, 2012 on an optimistic yet cautionary note. Keynote speakers from Cadence, TSMC and ARM each predicted a new era of innovation in the electronics industry, but also noted daunting challenges that...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Mar 13 2012
Join EDA “Movers and Shakers” at IEEE EDP Symposium – Cloud, 3D-ICs, Power and More
If you want a deeper understanding of the challenges, trends, and potential new solutions for IC and systems design, there's no better place to find out than the IEEE-sponsored Electronic Design Processes Symposium (EDP) April 5-6, 2012, in Monterey, California. Now in its 19 th year, this interactive...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Mar 8 2012
Who Needs 40/100 Gigabit Ethernet SoCs?
Short answer: the cloud. Thanks to cloud computing and cloud applications, data centers are having to manage large data transfers in very short periods of time. System-on-chip (SoC) solutions that support 40/100 Gbit Ethernet (GbE) are now in demand, and for this reason, Cadence today (Feb. 21, 2012...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Feb 21 2012
ARM TechCon: Q&A With Lip-Bu Tan, Cadence CEO
What kind of collaboration does the semiconductor industry need now? How can we get more venture capital money into semiconductors? Is there a future for EDA in the cloud? These are a few of the questions asked by Simon Segars, executive vice president and general manager of ARM, of Lip-Bu Tan, president...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Oct 27 2011
GTC Panel: CEOs Navigate a Changing IC Ecosystem
Semiconductor and system design have never been more promising -- or more challenging. How can IC design companies find their way to sucess? At the Global Technology Conference (GTC) Aug. 30, three CEOs and one vice president gave their perspectives on the rapidly changing IC design and manufacturing...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Sep 1 2011
Seminar: Top 10 Essential System on Chip (SoC) Interfaces
What are the most important system on chip (SoC) interfaces that design and verification engineers need to understand? A "top ten" list presented at the August 25 Verification IP (VIP) seminar at Cadence included some old standbys and some new and emerging interface specifications. The list...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Aug 28 2011
Page 1 of 2 (20 items) 1
2
Next >