Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> cloud computing
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
cloud computing
12Gb/s
12Gps SAS
28nm
40nm
48th DAC
ABV
ADS
Amazon
AMD
American Technology Awards
Anderson
ARM
ARM Techcon
Assertion-Driven Simulation
asssertion-based verification
awards
best practices
Bruggeman
Cadence
Cadence VIP portfolio
Chian
Chilton
ChipEstimate
cloud
cloud VIP
CMP
collaboration
common platform
common platform forum
CRM
DAC
DAC 2011
data management
data security
Denali Party
Deopli
DFM
DFM services
DRAM
EDA
EDA Consortium
EDA in cloud
EDA360
EDAC
EDP
education
EE Times
Electronic Design Processes
emulation
encryption
engineering
fireside
Fluxx
formal
Formal Analysis
formal verification
FPGA-based prototyping
Global Foundries
Gottesman
grid computing
Griffith
Hosted Design Services
Hosted Design Solutions
hot spots
HPC
I Love DAC
Industry Insights
IP
IT
Joe Hupcey III
Palladium XP
Physware
public cloud
RPP
SaaS
Samsung
SAS
SATA
SCSI
security
Segars
semiconductors
servers
Simon Segars
Singh
software
SSDs
startups
Steve Leibson
Synopsys
System Design and Verification
System Development Suite
VCAD
Verification IP
virtual platforms
virtual prototypes
Virtual System Platform
VSP
Walden
workshops
American Technology Awards - Finally I Can Explain to my Mom What I am Actually Working On!
I think all of us engineers have faced at one point or another the need to explain to our parents or friends what we are actually working on. Hey Mom, EDA is where electronics begins! Without us electronics would not change our day to day lives ... Punctually for Mothers day, which I spent with my Mom...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Mon, May 14 2012
How NVM Express and 12Gb/s SAS Enable the Cloud – and Why Verification IP Helps
Two emerging protocol storage standards - Non-Volatile Memory Express (NVM Express or NVMe) and 12 Gbit/second Serial Attached SCSI (SAS) - are set to play a crucial role in the future of personal and cloud computing. As a result, Cadence has announced verification IP (VIP) support for these protocols...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Mar 27 2012
ARM TechCon: Q&A With Lip-Bu Tan, Cadence CEO
What kind of collaboration does the semiconductor industry need now? How can we get more venture capital money into semiconductors? Is there a future for EDA in the cloud? These are a few of the questions asked by Simon Segars, executive vice president and general manager of ARM, of Lip-Bu Tan, president...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Oct 27 2011
Amazon’s New Kindles: More Steps Toward the Paperback Computer
While I understand that a new Kindle Fire at $199 MRSP is significantly more than a dime novel, I assert that today's launch of the new Amazon tablets takes us one step closer to the "paperback computer" becoming a reality. Here the term paperback computer isn't just a clever play on...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Wed, Sep 28 2011
Photo Essay and Comments on DAC 2011 in San Diego, CA
In addition to the annotated image gallery ( click here or on the image), below are some long form comments on particular aspects of this year's Design Automation Conference (DAC). Cloud computing - the title of Richard Goering's report on this panel captured the discussion perfectly, "DAC...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Fri, Jun 17 2011
DAC Panel Says “Yes” to EDA in the Cloud -- But Differs on When
Do you expect widespread EDA usage in public clouds in 3 years, 8 years, or never? That's the question that was put before attendees at a Design Automation Conference (DAC) panel June 7. But first came a spirited discussion that revealed much about the motivations, advantages, and challenges of electronic...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Fri, Jun 10 2011
DFM – Buy Tools or Hire Services? Cadence Offers Both for TSMC
If you're planning a 40nm or 28nm design with TSMC, you have two options for meeting design for manufacturability (DFM) requirements -- either buy EDA tools and run DFM checks, or turn to a services provider to run them for you. On May 9, Cadence became the first EDA partner to be certified by TSMC...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, May 12 2011
Cadence at DAC 2011 – And Denali Party Update
The 48 th Design Automation Conference ( DAC ) is just a little over one month away, and Cadence will have a substantial presence on the exhibit floor, in panel sessions, and in co-located workshops. Of course, the famous Denali Party is a highlight, and it is on! A new Cadence DAC microsite located...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, May 2 2011
EDP Workshop: Will Security Concerns Slow EDA in the Cloud?
Is public cloud computing secure enough for IC design work? Two different perspectives emerged at the IEEE Electronic Design Processes ( EDP ) workshop April 7-8, where an Intel manager detailed security concerns his company has about public clouds, and the CEO of EDA startup Physware explained why his...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Apr 13 2011
EDA Consortium Panel: A Reality Check on Cloud Computing
Many observers see cloud computing as an oncoming trend in EDA tool licensing and deployment. It's a significant change for all concerned. Where are we at today, what are the potential advantages, and what are the challenges with respect to EDA in the cloud? An April 7 EDA Consortium panel, held...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Apr 11 2011
Page 1 of 2 (13 items) 1
2
Next >