Home > Community > Tags > clock/System Design _2600_amp_3B00_ Verification
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

clock,System Design & Verification

  • CtoS support of Multiple Clocks

    In a previous blog entry we discussed C-to-Silicon’s (CtoS’s) ability to support multiple threads in a similar way that traditional Hardware Description Languages (HDLs) support multiple processes. There are many applications, such as multi-rate DSP applications, in which it is not only necessary...
    Posted to System Design and Verification (Weblog) by TeamESL on Mon, Apr 20 2009
Page 1 of 1 (1 items)