Home > Community > Tags > clock tree
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

clock tree

  • Re: Does clock power included in Power Report ?

    [quote user="grasshopper"] Hi dkhan, unfortunately the answer is "It depends" If you are using a netlist and also annotating all parasitics, you will effectively have the clock tree accounted for but if you do not annotate parasitics or working at RTL level, the answer is mostly not...
    Posted to Logic Design (Forum) by dkhan on Mon, Jul 29 2013
  • Checking equivalence of buffer trees

    Hello, I have two netlists, a revised and a golden, both containing a mesh/tree hybrid comprised entirely of inverters. There are multi-driven nets and bidirectional ports galore, but the input to the tree is a pin/net called "clk", and the output is a net called "GCK". When I load...
    Posted to Logic Design (Forum) by BufferTree on Wed, Apr 18 2012
  • How Much Power is My Chip Really Using?

    Today I'd like to dive into one of the topics I mentioned in my blog in August -- measuring chip power. This seems to be one of the questions I get from many people. How can a design team effectively measure power all throughout the design flow, with the key phrase being "throughout the entire...
    Posted to Low Power (Weblog) by Design4Life on Wed, Oct 20 2010
Page 1 of 1 (3 items)