Home > Community > Tags > chip planning/chip estimator/C2S
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

chip planning,chip estimator,C2S

  • Ah, Power! Now Can I Drive?

    Last week a large number of customers and potential customers attended the “System-level Design & Chip Architecture for Low-Power ICs Techtorial and Workshop” sessions in Irvine, San Diego, and San Jose. They must have been monitoring sub-space communication channels or read this blog...
    Posted to Logic Design (Weblog) by Mike Carrell on Fri, Apr 24 2009
  • Can’t Wait To Try Power Management in the New InCyte Release?

    Coming up next week are several techtorial events, called " System-level Design & Chip Architecture for Low-Power ICs Techtorial and Workshop ". Yes, that's a keyboard-full of words. But the concept is simple. The main focus is on Power – from system-level to chip architecture...
    Posted to Logic Design (Weblog) by Mike Carrell on Fri, Apr 3 2009
Page 1 of 1 (2 items)