Home > Community > Tags > chip estimate
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

chip estimate

  • Cadence’s Xuropa Experience – A New Approach To IP Evaluation

    Evaluating EDA software or silicon IP is an arduous process that often requires negotiated license agreements, software downloads, installation, and the physical presence of a jet-lagged AE who just flew across the country. What if you could run an evaluation instantly on line, and skip all that? That’s...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Sep 30 2009
  • ESL And Silicon IP -- Two Sides Of The Same Coin

    ESL and silicon IP are regarded as two different topics, but in reality they are closely intertwined. This occurs in two significant ways. First, the availability and interoperability of transaction-level modeling (TLM) IP will be a crucial enabler of ESL-based flows. Secondly, IP reuse is perhaps the...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Aug 27 2009
  • Ah, Power! Now Can I Drive?

    Last week a large number of customers and potential customers attended the “System-level Design & Chip Architecture for Low-Power ICs Techtorial and Workshop” sessions in Irvine, San Diego, and San Jose. They must have been monitoring sub-space communication channels or read this blog...
    Posted to Logic Design (Weblog) by Mike Carrell on Fri, Apr 24 2009
  • There's Still Life at 130 nm and Above

    Previously unpublished data from ChipEstimate.com suggests that design activity at the 130 nm and 180 nm process nodes remains very strong, despite a recent upsurge in interest in 65 nm. This data has some interesting implications for EDA, silicon IP, and foundry providers, as well as IC design teams...
    Posted to Industry Insights (Weblog) by rgoering on Tue, Apr 7 2009
  • Frontend Design and Verification Trends for 2008 - A Personal AE Perspective

    Each year, before I head off into vacation mode at the end of the year, I like to think back to what I learned through trends, to drive my 2009 personal goals and expectations. In a nutshell, here's my view from visiting a large number of customers in North America, mostly in the San Jose area: Chip...
    Posted to Logic Design (Weblog) by Kenneth Chang on Fri, Dec 26 2008
  • When Green Chips Turn Brown

    I went to New York City last weekend and went to see a Broadway show called Avenue Q. It's a very adult adaption of Sesame Street (sort of). Before you grab a bus, plane, or train to NYC to see this show with your kids, be forewarned. Puppets aside, this is NOT a show for children. And while that...
    Posted to Logic Design (Weblog) by jflieder on Thu, Nov 20 2008
Page 2 of 2 (16 items) < Previous 1 2