Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> capture
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
capture
"capture CIS"
"PCB design"
.brd Viewer
.psm
16.01
16.2
16.3
16.5
16.5 start page orcad capture
16.6
16.6 routing
ac
ac analysis
Allegro
Allegro 16.2
Allegro 16.3
Allegro 16.5
Allegro 16.6
Allegro Design Entry
Allegro PCb
Allegro PCB Editor
Allegro PCB SI
application note
Appnote
book review
Cadence
Cadence 16.3
Cadence 16.5
Cadence Allegro
Cadence Design Systems
capCheckPkg
capture 16.3
Capture 16.5
Capture CIS
Capture... Find window
Capture-CIS
circuit simulation
CIS
command line
ConceptHDL
constraint databases
Constraint Manager
Constraint-driven PCB Design flow
constraints
Convergence
customer support
dc
dc analysis
DEHDL
Design
Design Entry
Design Entry CIS
Design Entry HDL
Design Reuse
DRC
Footprint
Grzenia
Industry Insights
Layout
libraries
library
Mac
netlist
OrCAD
ORCAD 16.5
OrCAD Capture
OrCAD Capture 16.5
OrCAD Capture Marketplace
PCB
PCB Capture
PCB design
pcb editor
PSpice
pspice 16.3
PSpice models
Read-Only
routing
Schematic
schematics
SI analysis and modeling
signal integrity
Signal Intregrity
SigXP UI
simulation problem
simulation toolbar
SPB
SPB 16.3
SPB16.2
SPB16.3
SPB16.5
stimulus editor
symbol
Time
transient analysis
Translate
transmission lines
troubleshooting
Tutorial
VMware
windows 7
How to Export Allegro Design Entry HDL to Capture?
Hi Everyone, Please help to reply following the question. Thanks. How to Export Allegro Design Entry HDL to Capture? Victor
Posted to
PCB Design
(Forum)
by
741218
on Thu, Dec 16 2010
selecting part in capture
hi , can any one tell me how to select part max7000 ic in capture place part section. thankyou
Posted to
PCB Design
(Forum)
by
rakeshnettem
on Fri, Oct 29 2010
OrCad Layout (v10.5) Design Reuse
Hello, I have an existing board design consisting of two analog channels that are inputs to an A/D to a microcontroller. These analog channels consists of 6 SMT IC's with about 45 SMT discrete components (resistors, capacitors, diodes). Channel 1 is placed at right edge of tha board and Channel 2...
Posted to
Feedback, Suggestions, and Questions
(Forum)
by
dmfulmer
on Fri, Oct 15 2010
Orcad 16.2 - Create netlist error "CAP[0020]"
Hi, I recently upgraded both computer,os and orcad. I am currently running Win 7- Orcad 16.2. Everything seems fine except for the creating a net list. The window flags me with " [CAP0020] Unable to open netlist format file:netlist.dll" I do see this .dll with the rest of the .dll files. Please...
Posted to
PCB Design
(Forum)
by
Strickland
on Sat, Sep 11 2010
Capture 16.3 Errors
I'd like to report the following error in the 16.3 Version of Capture or Design Entry CIS: When converting a project from 16.01 to 16.3 Net Properties get mangled. I had a design all constrained with Propagation Delays and Relative Propagation Delays placed on a set of high-speed signal groups. When...
Posted to
PCB Design
(Forum)
by
JWWS1
on Wed, Sep 8 2010
Old design from "Valid Logic Systems"
I have a customer with an old design that was (as far as I can tell) created with Valid Logic System software for MAC OS in about 1993. They would like to view the content of the design some how. I can extract the logic (at the gate/FF level) from the output files but don't have a way to view the...
Posted to
Logic Design
(Forum)
by
hap2
on Tue, Jul 27 2010
Re: OrCAD Capture hangs there forever when generating the PCB Editor netlist!
The problem is not because of the user permission of Vista. The problem is solved by replacing all the Ls, Cs, and Rs in the design by new created components. All the Ls are with one L0402 footprint, the Cs with C0402, and the Rs with R0402.
Posted to
PCB Design
(Forum)
by
Peyton
on Wed, Jul 7 2010
OrCAD Capture hangs there forever when generating the PCB Editor netlist!
I have created a middle size schematic. The DRC check has no errors. But Capture hangs there forever in the "netlisting the design" step with no error session logs. I have spent two days checking the reference designators and footprints. It works for generating other format's netlist. Just...
Posted to
PCB Design
(Forum)
by
Peyton
on Thu, Jul 1 2010
Is there a Layer name variable in Layout Plus?
Our company standards require that we put text stating the layer name on each layer. Is there any metadata such as a variable name that could be used as part of the text string - so I could add a text item on each layer with something like "This Layer is &layer" ? Thanks
Posted to
PCB Design
(Forum)
by
vic1234
on Wed, May 5 2010
windows 7
Hi all Q: Do I need windows 7 pro to run Allegro & Orcad Q: can I run it on windows 7 home/home premium
Posted to
PCB Design
(Forum)
by
zevgross
on Tue, Apr 27 2010
Page 5 of 6 (55 items)
« First
...
< Previous
2
3
4
5
6
Next >