Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> capture
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
capture
"capture CIS"
"PCB design"
.brd Viewer
.psm
16.01
16.2
16.3
16.5
16.5 start page orcad capture
16.6
16.6 routing
ac
ac analysis
Allegro
Allegro 16.2
Allegro 16.3
Allegro 16.5
Allegro 16.6
Allegro Design Entry
Allegro PCb
Allegro PCB Editor
Allegro PCB SI
application note
Appnote
book review
Cadence
Cadence 16.3
Cadence 16.5
Cadence Allegro
Cadence Design Systems
capCheckPkg
capture 16.3
Capture 16.5
Capture CIS
Capture... Find window
Capture-CIS
circuit simulation
CIS
command line
ConceptHDL
constraint databases
Constraint Manager
Constraint-driven PCB Design flow
constraints
Convergence
customer support
dc
dc analysis
DEHDL
Design
Design Entry
Design Entry CIS
Design Entry HDL
Design Reuse
DRC
Footprint
Grzenia
Industry Insights
Layout
libraries
library
Mac
netlist
OrCAD
ORCAD 16.5
OrCAD Capture
OrCAD Capture 16.5
OrCAD Capture Marketplace
PCB
PCB Capture
PCB design
pcb editor
PSpice
pspice 16.3
PSpice models
Read-Only
routing
Schematic
schematics
SI analysis and modeling
signal integrity
Signal Intregrity
SigXP UI
simulation problem
simulation toolbar
SPB
SPB 16.3
SPB16.2
SPB16.3
SPB16.5
stimulus editor
symbol
Time
transient analysis
Translate
transmission lines
troubleshooting
Tutorial
VMware
windows 7
Off Grid (Misaligned) components and circuits in Capture.
I've imported a project made by OrCAD Capture 16.0 into OrCAD Capture 16.5 SPB, and all the components and wires have become misalligned to the grid. Thus it doesn't allow me to connect new components to the same. In my search here I found this link in this forum: http://www.cadence.com/Community...
Posted to
PCB Design
(Forum)
by
yourdreamz
on Thu, Dec 27 2012
Have to add all Libraries each time.
I generally add all the available Library all the time so it is easy search parts amoung them. When I was using OrCAD Capture Version 16.0, when I once add all the libraries, Capture use to remember and show it that way whenever I start the Capture, but now in OrCAD capture version 16.5 SPB it looses...
Posted to
PCB Design
(Forum)
by
yourdreamz
on Thu, Dec 27 2012
16.5 New footprint from Package Designer to PCB Editor?
Hello, I am a new 16.5 user. I designed some footprints in package designer as per the tutorials. I saved them in a folder as .psm and .dra parts. However when I go to create a netlist in Capture, or even to simply manually place the parts in PCB Editor neither I nor the software can find them. In PCB...
Posted to
PCB Design
(Forum)
by
Grue42
on Tue, Oct 16 2012
Script to Rename Within a Selection?
In Orcad Capture, I'm looking for a way to do a search and replace of offpage connector names within a selection. Any ideas?
Posted to
PCB Design
(Forum)
by
Tom Huber
on Thu, Oct 4 2012
Back annotate / Netlist Update
I'm new to Orcad so bear with me. I've been using Orcad 16.2 Capture and Layout. The schematic was created in capture and then the board was laid out. In the board, I changed some parts (both name and footprint) as well as some netlists. How do I update the schematic to reflect this? I tried...
Posted to
PCB Design
(Forum)
by
nicknails
on Fri, Aug 17 2012
Free Tutorial Videos (OrCAD and Allegro)
Wouldn't it be great if there were a stack of 2 minute long videos, created by product experts, offering free point tutorials on all aspects of PCB and schematic design with Cadence PCB Editor (OrCAD and Allegro)? Well wait no more! http://www.youtube.com/user/parsysEDA/videos?query=how-to can't...
Posted to
PCB Design
(Forum)
by
PCBguru
on Tue, Jul 31 2012
Capture Netlist Error
Hi all, I'm new to orcad capture. I designed a small circuit and tried to generate a netlist using PCB editor option, but i got an erroras shown below. Configuration File: C:\Cadence\SPB_16.5\tools\capture\allegro.cfg Spawning... "C:\Cadence\SPB_16.5\tools\capture\pstswp.exe" -pst -d "e...
Posted to
PCB Design
(Forum)
by
LALITH
on Tue, Jul 24 2012
dsn-files
Hello everyone, can someone me show the structure of dsn-files or a place I can find them? The background is the following: I' ve build a project in Capture and then created a netlist. But on this procedure something seems to be going wrong. I could'nt load the original dsn-file nor the dbk-file...
Posted to
Logic Design
(Forum)
by
wschira
on Sat, Jul 14 2012
Re: Capture complains design is opened read only when it is not
Allan, you are absolutely correct! This problem has plagued me for a year, ever since I discovered the extended preferences menu (which is a difficult enough task and the reason why few people report this problem). It is still a problem in OrCAD version 16.5. And your solution works! NEVER uncheck the...
Posted to
PCB Design
(Forum)
by
SGScreen1
on Wed, Jul 11 2012
Design Entry CIS to Design Entry HDL
Hi! Is it possible to convert all symbols created in CIS into HDL? How? Thanks.
Posted to
PCB Design
(Forum)
by
maberu
on Tue, Jul 10 2012
Page 2 of 6 (55 items)
< Previous
1
2
3
4
5
Next >
...
Last ยป