Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> cadence/PCB
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
cadence,PCB
"capture CIS"
"PCB design"
"PCB SI"
.brd Viewer
16.01
16.3
16.5
16.6
3G SDI
Adiva
Align tool
Allegro
Allegro 16.6
Allegro Package Designer
Allegro PCb
Allegro PCB Editor
Allegro PCB SI
Analog
APD
application note
Appnote
Appnotes
AXL
axlAirGap
Bogatin
bond wires
CAD
Cadence Allegro
CAM
Capture
Capture CIS
Capture-CIS
Carter
CDN Live
CDNlive
CDNLive proceedings
CDNLive!
CDNLive! 2012
CDNLive! Silcon Valley
connectors
crosstalk
custom/analog
dbid
DDR
DDR3
DDR4
design
Design Reuse
die abstract
digital
digital implementation
DownStream
Easylogix
equalization
ESL
export
eye diagrams
FEXT
Footprint
Fujitsu
Functional Verification
Gary Carter
Gbit/second
Gerber
Griffen
Grzenia
hierarchical schematics
Industry Insights
IPC 2581
IPC-2581
IPC-2581 Consortium
Mentor
ODB++
PCB design
PCB Signal and power integrity
PCB Signal integrity
PCB SKILL
PCB standards
PCB West
PCI Express
PCIe
PDN
PI
power analysis
power delivery network
Samtec
Schematic
Shah
SI
SI analysis
SI analysis and modeling
signal integrity
signal integrity analysis
Signal Intregrity
Valor
verification
via
voltage swing
wirebond
Zuken
Check Parallel lines if intersect
given image above, I would like to check both segments (maroon/orange line could be in any slope value) which are parallel to each other if they intersect. dashed lines are the perpendicular lines of the maroon or of the orange line (my plan is to use these to get the intersections) . The problem now...
Posted to
PCB SKILL
(Forum)
by
eDaNoy
on Tue, May 21 2013
Customer Support Recommended - Instance and Occurrence Modes of Design Annotation using OrCAD Capture
Assigning reference designators for the schematic instances is a very vital part of the entire PCB flow. This can sometimes become very cumbersome, and in some cases users allocate a major portion of their time and effort to get the assignments correct and optimized. Annotation is the automated process...
Posted to
PCB Design
(Weblog)
by
Naveen
on Thu, May 2 2013
What's Good About PCB SI and Vias? 16.6 Has Many New Enhancements!
In the Allegro PCB SI 16.6 release, vias in SigXp have been enhanced to make it more efficient for design use. In addition, Allegro PCB Editor padstacks will be used to build the models. Read on for more details … Adding Vias Adding a via is easier and faster than before. You no longer have to...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Mon, Mar 25 2013
What's Good About Allegro Package Designer (APD) Bond Wire "Text In?" You’ll Need the 16.6 Release to See!
Cadence IC Packaging tools today provide a spreadsheet-based import mechanism for die and BGA (standard) components, as well as for importing of netlist updates. In certain design scenarios, particularly for leadframe package designs, it is also desirable to be able to import a similarly formatted file...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Mar 19 2013
CDNLive! 2012 Proceedings – Over 150 User Presentations on Design and Verification
A fantastic resource is available for chip and system designers -- proceedings from five of the CDNLive! Conferences held in 2012. By my count this includes over 150 user-authored presentations given at CDNLive! Silicon Valley (March 12-13), CDNLive! EMEA (May 6-8), CDNLive! Taiwan (July 11), CDNLive...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jan 9 2013
PCB West Update: How IPC-2581 Data Transfer Standard is Moving Forward
Last year the PCB West conference held a lively panel discussion about data transfer formats for PCB design and manufacturing. Most panelists and many audience members were enthusiastic about IPC-2581, a vendor-neutral, "intelligent" format that can potentially replace many of the various formats...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Oct 2 2012
Panel: Signal Integrity Solutions for High Data Rate Interfaces
Serial link and DDR memory interfaces are well into Gbits/second territory, making it possible to design a new generation of high-performance devices. But these new interfaces can also greatly increase signal integrity challenges. At an August 28 EDN-hosted webinar panel , experts provided a wealth of...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Sep 4 2012
IPC-2581 Update: Forward Progress on a PCB Data Transfer Standard
Six months ago, I wrote about a lively panel discussion at PCB West about printed circuit board data transfer standards. Most panelists - and many audience members - were supportive of IPC-2581, an "intelligent" data format that can potentially replace the various formats that designers use...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Apr 23 2012
NetList export from OrCAD to PADS or ALLEGRO
Exploring more options to "communicate" through different CAD software. I'm now using Cadence Design Entry CIS to work on the schematic, and would like to export the netlist and import it into PADS and also ALLEGRO board design. For PADS, when I export the netlist through: Tools -->...
Posted to
PCB Design
(Forum)
by
PCB EXPERT
on Tue, Oct 18 2011
Page 1 of 1 (9 items)