will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > boundary_5F00_opto RC CONFORMAL LEC
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

boundary_opto RC CONFORMAL LEC

  • Timing constraine problem in synthesis

    i had design a divider and a up/down counter for a section of my project.Input frequency of clock is 50mhz and it is divided by 50(1mhzclock) to clock up/down counter.but after synthesis their exist a timing problem to registers define for up/down counter timing problem is THE FOLLOWING SEQUENTIAL CLOCK...
    Posted to Digital Implementation (Forum) by KUMARJAYA on Thu, Feb 27 2014
  • Why boundary_opto cause to LEC fail?

    1. RC version is 10.1, CONFORMAL version is 91.400 -- In order to reduce design area, I turned on boundary_opto in RC flow and then LEC failed. -- Same design, almost the same script, turned off boundary_opto, LEC can pass 2. RC version is 91.102, CONFORMAL version is 91.400 -- almost the same design...
    Posted to Logic Design (Forum) by PengpengHao on Wed, Apr 18 2012
Page 1 of 1 (2 items)