Home > Community > Tags > boundary timing encounter
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

boundary timing encounter

  • Timing constraine problem in synthesis

    i had design a divider and a up/down counter for a section of my project.Input frequency of clock is 50mhz and it is divided by 50(1mhzclock) to clock up/down counter.but after synthesis their exist a timing problem to registers define for up/down counter timing problem is THE FOLLOWING SEQUENTIAL CLOCK...
    Posted to Digital Implementation (Forum) by KUMARJAYA on Thu, Feb 27 2014
  • Boundary timing optimization

    How to do boundary optimization in soc encounter. By following we can fix boundary timings setClockDomains -fromType input -toType register & setClockDomains -fromType register -toType output But, here I want to optimize for one or multiple port timing for high fanout ports like reset, etc.. Thanks...
    Posted to Digital Implementation (Forum) by gpremala on Wed, Sep 26 2012
Page 1 of 1 (2 items)