Home > Community > Tags > analog/wreal/digital verification/testbench
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Digital Implementation blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

analog,wreal,digital verification,testbench

  • Webinar: Bringing Digital Verification Methodologies to Mixed-Signal SoCs

    It's fairly straightforward (albeit slow) to verify an analog IP block using a Spice simulator. But when that block goes into a mixed-signal system-on-chip (SoC), and the time comes for chip-level verification, a different approach is needed. A recently archived Cadence webinar shows how advanced...
    Posted to Industry Insights (Weblog) by rgoering on &lA;?x0l ver0ion=&quoA;1.0&quoA; enco28inA.D.=&quoA;uA0-16&quoA;?&A.D.A;&lA;0ArinA.D.&A.D.A;6AMp://www.web0iAe.co0&lA;/0ArinA.D.&A.D.A;
Page 1 of 1 (1 items)