Home > Community > Tags > analog/Encounter
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

analog,Encounter

  • Place and route on SOC encounter

    Hello, I am a newbie at place and route operation. Can anyone please tell me how do you make sure that all the blockes i your design are arranged in a certain way while doing place and route . I mean I have like around 300 odd blockes to be eranged and I want them to be ordered row wise and column wise...
    Posted to Digital Implementation (Forum) by amythpai on Sun, Mar 17 2013
  • Via Placement issue.

    Hi every one, I'm Lakshmi Prashanth, and i'm new to this encounter tool, I've got a problem., initially when i was moving the PG net over the Macros, tool was automatically placing the via's, But suddenly yesterday, some via's are deleted automatically, I don't know how, and If...
    Posted to Digital Implementation (Forum) by Leader on Tue, Feb 12 2013
  • Mixed-Signal Technology Summit in Japan Provides Technology Updates

    Japan’s semiconductor industry is undergoing a significant change in recent years. We are seeing a shrinking business in SoC development while design and semiconductor companies are trying to focus more on higher profitable and differentiable products like microcontrollers and power management...
    Posted to Mixed-Signal Design (Weblog) by QiWang on Thu, Nov 29 2012
  • Managing Inherited Connections with CPF in Virtuoso

    Let's assume you are managing a schematic-driven top level design in Virtuoso and you want to import a digital block Verilog netlist into Virtuoso. This is a very common use model in mixed-signal implementation. While the Layout Database is saved in Open Access (OA), the optimized Verilog netlist...
    Posted to Mixed-Signal Design (Weblog) by AndreasLenz on Wed, May 23 2012
  • Webinar Report: Solving Mixed-Signal Power Grid Challenges

    Complex analog/mixed-signal ICs pose many power grid design and analysis challenges. Unanticipated IR drop and electromigration problems are commonplace, and they significantly impact circuit behavior. But as a recently archived webinar shows, there are a number of ways to minimize these problems, even...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Jan 11 2012
  • User View: Bringing Digital Control Logic into Analog ICs

    austriamicrosystems is an analog IDM that designs and manufactures ICs for applications such as power management, sensors, and sensor interfaces. But the company is not purely "analog." Most of its analog ICs have small amounts of digital control or bus interface logic, said Thomas Moerth,...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Jul 13 2011
  • Problems Importing OA Design from Virtuoso into Encounter

    Hello, While trying to perform place and route using Encounter I'm "encountering" errors importing my design from Virtuoso. When I try to import the design, I get the following: Reading tech data from OA Library 'NCL' ... FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu...
    Posted to Digital Implementation (Forum) by TruLogic on Mon, Jan 10 2011
  • Jurassic Park IV: The Return of ANALOG

    In the lab, no one can hear you scream! When I was getting my BSEE in the 1980s and studying analog and communications, my friends would say, “Why are you studying that old dinosaur, digital is where it’s at!”. Well, far from being consigned to the La Brea tar pit, analog is once again...
    Posted to Custom IC Design (Weblog) by NewYorkSteve on Tue, May 5 2009
Page 1 of 1 (8 items)