Home > Community > Tags > allegro/Cadence 16.5
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

allegro,Cadence 16.5

  • Why the same net via and shape can not connect togeter?

    I have met a problem when use 16.5 in divide power layer, the same net with the dynamic shape and via cannot connect together. just like pic as follow or link. The via avoid the shape. And I want to know how to solve it, thanks a lot! http://xiangce.baidu.com/picture/detail/8f2f80782f2eeecf44752e05fa10543a59b5931c
    Posted to PCB Design (Forum) by Sunner on Fri, Nov 22 2013
  • how to create a pspice own parts

    hello everyone, can someone help me that how to create a parts which has to be used for simulating purpose. even i tried in model editor, which is asking a .lib format file. i searched everywhere in my drives im not having that type of format. how to create or convert by the use of .olb files. please...
    Posted to PCB Design (Forum) by shreeja on Wed, Aug 21 2013
  • FPGA pin swap

    Here is the problem. I have schematic where I have 484 pin FPGA. It is drawn in Allegro Cadance schematic capturing. So, to tailor it to my need i swapped pins around on FPGA (schematic reuse). Next what happen is we needed to go to same part but different part number for FPGA. So, after i used modify...
    Posted to PCB Design (Forum) by Alex71 on Tue, Oct 9 2012
  • Setup Test Sizes - template

    I understant how to change test characteristics using Setup>Design Parameters>Text>Setup Text Sizes. Is there a way to import and Export the settings that are entered into the texts sizes table?
    Posted to PCB Design (Forum) by crunch on Fri, Sep 7 2012
  • Allegro PCB Designer : Interlayer Spacing ?

    Hi, I'm currently working with Cadence 16.5 and I would like to add an interlayer spacing constraint for two adjacent layers, in order to prevent interlayer crosstalk between differential pairs. I spent some hours looking for a solution, and I found this post : http://www.cadence.com/Community/forums...
    Posted to PCB Design (Forum) by mxlecanu on Thu, Jul 26 2012
  • Ground Plane split in PCB editor - Isolated ground plane creation

    I am new to PCB design. Designing a PCB which has isolated grounds. To create splitted ground I follow this procedure. 1. Run add line. 2. In the Options tab, choose ANTI-ETCH class and the subclass where you want the split plane. 3. In the Options tab, use the line width setting to control the clearance...
    Posted to PCB Design (Forum) by PCBdesigner100 on Fri, Jul 13 2012
Page 1 of 1 (6 items)