Home > Community > Tags > adexl
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

adexl

  • How to easily update ADE/ADE-XL testbenches with new model files?

    Hello, I just wanted to ask if there is any easy way of updating the model files in all my saved state files (ADE-L) and my ADE-XL testbenches. We recently updated the model files that we are using and the latest files now reside in a different directory. I was wondering if there is any automatic or...
    Posted to Custom IC Design (Forum) by D L on Tue, Jul 22 2014
  • ADEXL parametric sweep does not work

    I want to run a sweep and have defined a parameter for that purpose. Original instance parameter is 9, sweep goes from 8 to 15. But I always get 9. I don't know why. Any ideas what's wrong? The parameter is reflected below by the save ocean script: ocnxlSweepParam("car_c8t_share/CAB_C8T_RWL_DRV_X2_D...
    Posted to Custom IC Design (Forum) by sram8t on Thu, Jul 10 2014
  • ADExl problem with bus notation

    Running a spectre simulation from adexl I am getting this error: Error found by spectre during circuit read-in. ERROR (SFE-874): "input.scs" 3633: Unexpected operator ">". Expected end of file or end of line. The interesting part of scs netlist is listed below. Please note that...
    Posted to Custom IC Design (Forum) by sram8t on Mon, Jun 16 2014
  • How to override parameters in the same block - ADEXL Global Variables

    Hello, I was wondering if you could help with the following issue: The vendor's provided model file has a definition for a parameter (param1) which I would like to override. Both definitions would happen in the same "block" (same level). The way I'm trying to do this, with no success...
    Posted to Custom IC Design (Forum) by WMACH on Thu, Apr 17 2014
  • Re: Getting schematic instances from multiple open schematics

    Thanks. Both are excellent suggestions. But I'm doing this to select instances for an ADE-XL session. So I found an easier way to do this & tired using "asiSelectInst" with this code: ;get a unique form handle win = sprintf( nil "%s" hiGetCurrentWindow() ) form = concat( 'iphdcopTabForm...
    Posted to Custom IC SKILL (Forum) by shajujan on Wed, Apr 16 2014
  • Monte carlo analysis

    sir i am ,, using IC 5.10.40 in cadence , ,, I want to make monte carlo analysis for my circuit , but my seniors here are telling that monte carlo is not working here in the version ,, how can i check that ?.. i am just beginer , please reply ,,
    Posted to RF Design (Forum) by rakesh reddy on Thu, Mar 20 2014
  • Sweep of a design variable in ADE-XL with multi-test simulation

    Hello, I have an ADEXL state with two tests. I need to run different sweeps on the same variables. Is there an option to sweep design variable (instead of global variable)? How can I do that? Thanks in advance, Sarit
    Posted to RF Design (Forum) by Sarit Zur on Tue, Mar 4 2014
  • Get run mode in ADEXL prerun script

    I was wondering if it is possible in my ADEXL prerun script to get the run mode of the ADEXL session that started the script. Basically, I would like to update design varibles if the current run is a Monte Carlo run (based on another Monte Carlo sim). However, if it is a Single Run, Sweeps and Corners...
    Posted to Custom IC Design (Forum) by webbyguy on Tue, Nov 12 2013
  • Different results for same netlist (in ADE-L & ADE-XL simulation)

    Hello everybody, I encounter the problem of differences in the results of ADE-L and ADE-XL simulations from the Virtuoso schematic editor, although I checked the netlists of both simulations to be equivalent (I used a text-file comparator to verify that). Both times spectre simulator is used. Do you...
    Posted to Functional Verification (Forum) by DominikW on Fri, Oct 25 2013
  • Expression in ADEXL to generate table automatically in VIVA?

    Hi, I am using IC6.1.5 and I am looking an expression to generate VIVA Table automatically in ADEXL after simulation finishes. The way I am doing now is first plotting the waveform in ADEXL and then getting that waveform into calculator and finally click "Evaluate the Buffer and display the results...
    Posted to Custom IC SKILL (Forum) by yayla on Fri, Sep 6 2013
Page 1 of 2 (19 items) 1 2 Next >