Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> abstraction
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
abstraction
10 year
10 year look-back
1997
analog
Apple
automobiles
Base Stations
cars
Cell Phone
China
Conformal
convergence
CPF
ECOs
EDA360
EDAC
EDN
ESL
ESL system-level design
functional verification
google
Google Glass
GPS
hardware/software CoDesign
Harry Goldstein
High-Level Synthesis
hls
IBM
IEEE Spectrum
Integration
intent
IP
IP assembly
IP integration
IP re-use
iPhone
Jack Erickson
Japan
Linda Geppert
low power
Mark. E. Dean
MDV
metric-driven verification
mixed signal
mixed-signal
mixed-signal seminars
mixed-signal ToT
MP3
Palm
PDA
RF
RTL
Schirrmeister
signoff
silicon realization
SoC
SoCs
software
system design
System Design and Verification
SystemC
SystemVerilog
Tech on Tour
TLM
Tungsten
UVM
VCC
Virtual Platforms
virtual platforms
virtual prototypes
VSI
Watanabe
webinar
A 10-year Look-Back from 2013 – Some Technology Predictions that are Coming True!
It is January 2013, the year has begun and it is time for my annual 10 year look-back to see how well technology predictions have been implemented or missed (you can find last year's look-back here ). This year's trip into the garage to find my old January IEEE Spectrum issues brought back memories...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Wed, Jan 23 2013
Speed Verification Turnaround by Extending Metric-Driven Verification (MDV) to TLM
One of the main benefits of moving the design entry point up in abstraction from RTL to SystemC/TLM is faster verification turnaround. Higher abstraction contains much fewer details, so simulation at that level runs faster and debug is much more productive. But in order to reduce overall verification...
Posted to
System Design and Verification
(Weblog)
by
Jack Erickson
on Wed, Nov 28 2012
System-Level Design and the Waves of EDA
Before January comes to an end it is time for my annual flashback and brief reflection on where we are in system-level design, and a look at how the state of today compares to the predictions we made 10 years ago. 2011 was an interesting year for system-level design. In May Cadence announced its participation...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Mon, Jan 30 2012
IP Cannot be an Efficient Abstraction Level Without SystemC!
EDN recently featured a lengthy article entitled " SOCs: IP is the new abstraction. Reusable IP, not system-level language, has become the new level of abstraction ." The point of view is that SoC design now is such a large undertaking that the best way to efficiently design one is to assemble...
Posted to
System Design and Verification
(Weblog)
by
Jack Erickson
on Fri, Aug 12 2011
Is China Ready for Next Generation Mixed-signal Design?
A Chinese design engineer told me that his manager once told him: "You do not have to have creativity but you must know how to imitate!" This is kind of a reflection of the rapid technology growth in China for the past decade, where many of the technology advancements came from learning the...
Posted to
Mixed-Signal Design
(Weblog)
by
QiWang
on Fri, Mar 18 2011
Advanced Mixed-Signal Designs Demand a Unified Methodology
Mobile, automotive, consumer and medical applications require the productive realization of large and complex mixed-signal systems in silicon, and they must be on time and within budget constraints. Process capabilities make it possible to implement analog and RF circuits in CMOS technology at advanced...
Posted to
Mixed-Signal Design
(Weblog)
by
nizic
on Sun, Feb 6 2011
Page 1 of 1 (6 items)