Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Zynq-7000
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Zynq-7000
20nm
64-bit
accelerated VIP
Adapt IP
AMD
Andrews
applications
ARM
ARM Architecture
ARM TechCon
ARMv8
Bishop
Bois
Bolsens
booting Linux
Cadence
Celoxica
Chi-Ping Hsu
chroot
Co-Design
Cortex-A
Cortex-A15
Cortex-A7
Cortex-A9
C-to-Silicon
custom file systems
DAC
DAC 2012
DAC breakfast
DAC panel
debugging software
Device Drivers
Docea
drivers
Eclipse
EDA
EDP
EDPS
Electronic Design Processes
electronic system level
Embedded Linux
embedded software
emulation
ESL
FAQ
FFT
File System
fireside chat
FPGA-based prototyping
Freescale
Gary Smith
GDB
graphics
hardware/software
hardware/software co-design
hardware/software co-development
Henry Von Bank
High-level Synthesis
HTML5
HW/SW co-development
IEEE
Imperas
in-circuit acceleration
Incisive
Industry Insights
ip-xact
Jason Andrews
kernel messaging system
linux
ring buffer
Schirrmeister
simulation
SLD
software development
system design
System Design & Verification
System Design and Verification
System Design and Verification
System Development Suite
system level
SystemC
system-level
system-level design
taskset
thermal
TLM
transaction level modeling
UART
Ubuntu
uncompressing Linux
VAP
Virtual Machine
virtual platforms
virtual prototypes
Virtual System Platform
VirtualBox
VSP
Xilinx
zynq
Zynq virtual platform
Electronic System Level (ESL) Design Gets a Pragmatic Look at EDPS Workshop
Presentations at the Electronic Design Process Symposium (EDPS) April 18, 2013 gave a realistic look at the promises and limitations of electronic system level (ESL) design. Speakers noted that ESL tools are used for the lower levels of the software stack, but typically not for applications development...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Apr 21 2013
A Concrete Linux Virtual Platform Example
Virtual platforms are used to find many different types of system and software issues. Of course, platforms take some time to develop and debug (regardless of what you read in marketing brochures), but in most situations the benefits outweigh the time and effort required for platform creation. Generally...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Fri, Jan 25 2013
Update to the Linux Kernel Message System
A few months ago I wrote an Introduction to the Linux Kernel Message System . As with all software, especially Linux, things get out of date and need updating. The Linux 3.5 kernel contained changes to the kernel message system that are relevant to my previous article. I found coverage of the changes...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Fri, Dec 7 2012
Creating Custom File Systems and the Linux Loop Device
A few weeks ago we had a crisis at our house. My son managed to delete the data from my daughter's USB memory stick. Not only did he delete it, but he did it in such a strange way I have no idea what he could have done. She was not too happy since all of her recent school work was on the memory stick...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Mon, Nov 5 2012
Ubuntu 12.10 on a Virtual Platform at ARM Techcon
Next week (Oct. 30-Nov. 1) ARM TechCon 2012 is at the Santa Clara Convention Center. As always, Cadence will be at the conference and exhibit, but I would like to especially recommend one paper for people interested in embedded Linux and Virtual Platforms. The presentation is Analysis of Software-Driven...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Thu, Oct 25 2012
Q&A: Phil Bishop, New Cadence VP, Drives Adoption of System-Level Design
Phil Bishop has come into his new role - Vice President and General Manager of System Level Design at Cadence - at an exciting time. After years of slow growth, technologies such as high-level synthesis and virtual prototyping are seeing adoption and showing results in more and more production environments...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Oct 8 2012
Introduction to the Linux Kernel Message System
One of the most common problem reports related to Virtual Platforms running Linux goes something like: I run the simulation and the terminal says "Uncompressing Linux... done, booting the kernel" and nothing happens. One of my favorite books is Embedded Linux Primer: A Practical Real-World...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Tue, Sep 4 2012
Adding Xilinx C Models to the Virtual Platform of the Zynq-7000 EPP
Today, I have a good article from Henry Von Bank of Posedge Software related to Zynq. Previously, I posted two articles involving Henry including an interview and a HOWTO about verification and virtual platforms. This time Henry covers an often asked topic related to the virtual platform for the Xilinx...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Mon, Jul 9 2012
DAC 2012: Users Cite Experiences With Hardware/Software Co-Development
Hardware/software co-development tools such as virtual prototyping, emulation, and FPGA-based prototyping are in use today and are making a difference. That was the message behind a Cadence-sponsored breakfast at the Design Automation Conference ( DAC 2012 ) June 5, where two users described their experiences...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Jun 17 2012
Xilinx Zynq-7000 Virtual Platform Performance: Native Linux vs. VirtualBox
In my last blog post , I covered three frequently asked questions about using the Xilinx Zynq-7000 Virtual Platform as a VirtualBox appliance. Today, I'll cover the next most frequently asked question. It is related to simulation performance. This should not be considered an official benchmark as...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Mon, May 7 2012
Page 1 of 2 (12 items) 1
2
Next >