Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Xilinx
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Xilinx
20nm
64-bit
Allegro
Altera
ARM
ARM Techcon
ARMv8
build or buy
build vs. buy
Cadence
CDNLive!
Chelsio
ChipEstimate.com
Chi-Ping Hsu
Cisco
Cortex-A15
Cortex-A7
Cortex-A9
DAC
DesignCon
DVCon
Eclipse
ecosystem
EDA360
EE Times
embedded software
emulation
EPP
eSilicon
ESL
extensibility
extensible
FAQ
fireside chat
fixed sub-systems
Formal
Formalmal
FPGA
FPGA tools
FPGA: PCB
FPGA-based prototypes
FPGAs
Functional Verification
Gary Smith
Gaterocket
graphics
hardware/software co-development
hardware-assisted verification
Hogan
IES
IES-XL
IEV
IFV
Imperas
Incisive
Incisive Formal Verifier
Industry Insights
Industry Insights: ARM
IP
linux
Qualcomm
Simulation
Springsoft
subsystems
sub-systems
system design
System Design & Verification
System Design and Verification
System Design and Verification
System Development Suite
system level
SystemC
system-level
SystemVerilog
Taray
taskset
Tensilica
TLM
Tokic
Ubuntu
UCF
Unity 2D
Unity3D
VBoxManage
VCs
verification
Virtual Machine
virtual platforms
virtual prototype
virtual prototypes
Virtual System Platform
VirtualBox
VSP
wrapup
Xilinx SDK
Zync-7000
Zynq
Zynq virtual platform
Zynq-7000
Zynq-7000'
Using Physical USB Devices with the Xilinx Zynq-7000 Virtual Platform
There are two choices for how to handle USB devices in a virtual platform. A USB device can be modeled using C/C++ programming, or a physical USB device can be plugged into a computer and attached to the simulator. The Xilinx QEMU for Zynq uses physical USB devices. The Cadence SystemC Virtual Platform...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Thu, May 24 2012
Xilinx Zynq-7000 Virtual Platform Performance: Native Linux vs. VirtualBox
In my last blog post , I covered three frequently asked questions about using the Xilinx Zynq-7000 Virtual Platform as a VirtualBox appliance. Today, I'll cover the next most frequently asked question. It is related to simulation performance. This should not be considered an official benchmark as...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Mon, May 7 2012
Xilinx Zynq-7000 Virtual Platform Frequently Asked Questions: VirtualBox Edition
The use of virtual machine technology offers great ease of use benefits. Since the virtual platform for the Xilinx Zynq-7000 Extensible Processing Platform has been available as a virtual machine appliance, I have seen it run by many people who would probably not be able to install and configure a traditional...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Wed, May 2 2012
DVCon Panel Debate – “Build or Buy” Emulation and Prototyping?
Emulation and FPGA-based prototyping are becoming increasingly necessary for complex systems-on-chip, but where are these hardware-assisted tools going to come from? Should you invest the resources to build and maintain your own, or purchase a commercially available solution? In either case, what do...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Mar 7 2012
Virtual Divide and Conquer Enables Fixed Sub-Systems
The 17 th North American SystemC User Group meeting ( NASCUG ), will take place this coming Monday (Feb. 27, 2012) at the DoubleTree Hotel in San Jose, CA. I am on the agenda with a presentation called "Extending Fixed Sub-systems at the TLM Level - Experiences from the FPGA World", in which...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Thu, Feb 23 2012
ARM TechCon Highlights Roundup – Blogs, Videos, and More
The recent ARM TechCon conference was a great success, and so much happened in 3 days there that it's very difficult to keep track of it all. Here's a "coverage roundup" that includes some pointers to blogs, articles, and videos that might help fill in anything you missed - or shed...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Nov 3 2011
Welcome to the Zynq-7000 Virtual Platform
As you might guess we are pretty excited about the Virtual Platform development for the Zynq-7000 EPP . The FPGA world has changed a lot from 1995 when I was an FAE at Cypress Semiconductor selling and supporting programmable logic devices. This was during the transition from schematic capture to HDLs...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Fri, Oct 28 2011
Virtual Platform for Xilinx Zynq – Why “Extensible” Matters
You would expect a unique semiconductor product to have a unique software development environment. That is the case with the Xilinx Zynq-7000 family, an Extensible Processing Platform (EPP) that includes a dual-core ARM Cortex-A9 processor and a 28nm FPGA fabric. Today (Oct. 26, 2011) at ARM TechCon...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Oct 26 2011
Video: IP Ecosystem Helps Xilinx Become a “Platform Provider”
Xilinx is making a shift from being a silicon provider to a platform provider, according to David Tokic, director of partner ecosystem alliances at Xilinx. As such, the company is increasingly relying on a broad ecosystem that includes silicon IP, EDA, and services. In a video interview at the recent...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jun 20 2011
Panelists: FPGA Tool Opportunity is at the System Level
FPGA designers in the past got by with free or low-cost tools, and didn't provide much revenue for EDA companies. According to panelists at DesignCon Feb. 1, those days are going fast. A new era of complex FPGAs is opening a tremendous opportunity for new EDA support, especially at the system level...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Feb 2 2011
Page 1 of 2 (16 items) 1
2
Next >