	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the Cadence blog (individual posts).

Popular Tags

Browse All Tags

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Virtuoso,ADE,Analog

GCC_3.3.1 not found (required by /usr/lib/libX11.so.6

Hi, When I do the Verilog XL integratio in virtuoso and try to see the "Viewwaveform" , I do not get any window. Simulation of the verilog file gose fine.

Posted to Mixed-Signal Design (Forum) by KR1089 on Sun, Apr 14 2013
Step a bus signal from ADE-XL design variable

Hi, Is there a way for me to use design variables in ADE-XL to step through all possible values in a bus, say a_signal<3:0>, and run a DC simulation for each step? Regards, Daniel

Posted to Mixed-Signal Design (Forum) by daasboe on Wed, Apr 10 2013
Panel: Mixed-Signal Designers Reveal “Gaps” and Solutions

Are we closing the gaps in mixed-signal design? That question was posed to five panelists, including three Cadence customer representatives, at the Mixed-Signal Technology Summit held at Cadence Sept. 20, 2012. While panelists noted progress in mixed-signal design tools and flows, they pointed to a number...

Posted to Industry Insights (Weblog) by rgoering on Mon, Oct 1 2012
Things You Didn't Know About Virtuoso: The (Setup) State of Things

Apologies for the long delay between articles (best intentions and all that). I last left you with an article about how to parameterize and manipulate device properties in your design without having to edit the schematic. A very handy feature. So there you are -- creating and matching and ratioing parameters...

Posted to Custom IC Design (Weblog) by stacyw on Wed, Sep 5 2012
Measuring Bipolar Transistor ft with Fixed Base-Collector Voltage

Recently I had a question from reader. He asked a good question: "How do you to measure a bipolar transistor's ft when the base-collector voltage, Vbc, is fixed?" Attached is a modified version of the testbench that allows a user to measure ft with a fixed Vbc. While the aesthetics are...

Posted to RF Design (Weblog) by Art3 on Tue, Jun 12 2012
Things You Didn't Know About Virtuoso: Change is Here to Stay

Speaking of variation -- and isn't everyone these days -- something strikes me in reading about all the powerful and elegant features of corners management and statistical analysis. After all the simulations are run and the results are presented, unless you've managed to hit a bullseye on the...

Posted to Custom IC Design (Weblog) by stacyw on Thu, Apr 5 2012
Things You Didn't Know About Virtuoso: We've Got You Cornered

One of the big buzzwords around the EDA world these days is "variation." Don't you just love buzzwords? Take a perfectly normal, slightly ambiguous word, capitalize it, add a another slightly ambiguous hyphenated suffix, and suddenly you've just solved a new problem for your customers...

Posted to Custom IC Design (Weblog) by stacyw on Thu, Jan 26 2012
SpectreRF AppNotes and Tutorials....Still One of our Best Kept Secrets!

Some of you may remember the blog written several years ago " Shhhhh...SpectreRF Tutorials and AppNotes - One of Our Best Kept Secrets ". Well, the more things change...the more things stay the same! The location of these tutorials and appNotes still seems to be one of our best kept secrets...

Posted to RF Design (Weblog) by Tawna on Mon, Jan 16 2012
Virtuoso Analog Design Environment XL – Data Everywhere, But You Have a Review in 10 minutes, Now What?

In my previous blogs , I talked about productivity enhancing features of Virtuoso Analog Design Environment XL and how designers can take advantage of these capabilities to design complex custom analog ICs. The Virtuoso Analog Design Environment XL multi-test bench environment, specification compliance...

Posted to Custom IC Design (Weblog) by Rama Jupalli on Fri, Jul 29 2011
Virtuoso Analog Design Environment XL – Make Friends with Variation

In my last blog, Virtuoso Analog Design Environment XL - Embrace the Productivity , I wrote about Virtuoso Analog Design Environment XL's multi-test bench environment and how design teams can make use of this feature to increase productivity and use hardware resources efficiently. In this blog, I...

Posted to Custom IC Design (Weblog) by Rama Jupalli on Thu, Jun 16 2011

Page 1 of 2 (18 items) 1 2 Next >

Popular Tags

Email

Share

Subscribe

Contact Us

Virtuoso,ADE,Analog

GCC_3.3.1 not found (required by /usr/lib/libX11.so.6

Step a bus signal from ADE-XL design variable

Panel: Mixed-Signal Designers Reveal “Gaps” and Solutions

Things You Didn't Know About Virtuoso: The (Setup) State of Things

Measuring Bipolar Transistor ft with Fixed Base-Collector Voltage

Things You Didn't Know About Virtuoso: Change is Here to Stay

Things You Didn't Know About Virtuoso: We've Got You Cornered

SpectreRF AppNotes and Tutorials....Still One of our Best Kept Secrets!

Virtuoso Analog Design Environment XL – Data Everywhere, But You Have a Review in 10 minutes, Now What?

Virtuoso Analog Design Environment XL – Make Friends with Variation