Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Virtuoso IC 6.1.3
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Virtuoso IC 6.1.3
ADE
ADE-GXL
ADE-XL
AMS Simulation
analog
Analog simulation
Block-level simulation
CAA
CAD
Chip finishing
chip optimizer
Chip-level simulation
Circuit Design
CMP
Connectivity-driven
Constraint-driven
custom design technology
Custom IC Design
DFM
DFY
Floorplanning
IC 6.1
IC 6.1.4
Litho
mixed-signal simulators
MMSIM
Physical placement and layout
RF Design
Simulators
space based router
VCP
Virtuoso
Virtuoso Analog Design Environment
Virtuoso Custom Placer
Virtuoso Layout Suite L
Virtuoso Space-based Router
ViVa-XL
VLS L
VSR
Things You Didn't Know About Virtuoso: Outputs Setup in ADE XL
Continuing on our exploration of ADE XL (see here and here for previous articles), today let's take a look at the Outputs area in the center of the screen. Any output signals or expressions which appear in the ADE XL Test Editor (or the ADE L window if you created the setup in there) will show up...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Wed, Aug 25 2010
Things You Didn't Know About Virtuoso: ADE XL
I know, it's been a long time since my last post. You see, we've finally arrived at a topic near and dear to my heart -- ADE XL. The reason for my hesitation in approaching this topic is not that it's difficult, but rather that there's so much to talk about that it's hard to know...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Tue, Jul 27 2010
Things You Didn't Know About Virtuoso: Options? What Options?
Recently, I got involved in helping out a customer who had become frustrated using the "stretch" command in the Virtuoso Schematic Editor. They were posing all kinds of detailed questions about the different options to the command. Options? The stretch command has options? You just grab the...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Mon, Jan 25 2010
Things You Didn't Know About Virtuoso: ViVA (Part 4 of 4)
Today, we're going to take on the somewhat daunting topic of the ViVA Calculator. But first, as usual, a digression. This time a trip down memory lane, or for most of you, more likely a history lesson... Back in the days just after man discovered fire, my teacher brought something to class that looked...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Thu, Dec 3 2009
Things You Didn't Know About The Rhinovirus and ViVA (Part 3)
Okay, so I really have no idea how to tie those 2 things together, but I ran across this little widget the other day and just had to share it (slide the slider until it's about 2/3 of the way across). I know we've all seen electron microscope images of those transistors we're fiddling with...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Tue, Nov 17 2009
Things You Didn't Know About Virtuoso: ViVA (Part 2)
This week's installment, boys and girls, is brought to you by the letters H, V, m & a and by the symbol %. Apologies to anyone out there who didn't grow up with Big Bird and Cookie Monster . (Is that even possible?) Remember those letters, we'll get back to them in a bit... First a couple...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Wed, Nov 4 2009
Things You Didn't Know About Virtuoso: ViVA
Sorry I've been missing from this space for so long. I've been busily working on a number of projects to try to help get the word out about all the features I have been (and will be) blogging about. I've also been becoming an expert on making video demos, some of which I'll try to feature...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Tue, Oct 27 2009
Things You Didn't Know About Virtuoso ADE
After delving into lots of new features in the Virtuoso Schematic Editor, the Library Manager and the Help System , I'd like to turn to our old friend ADE (aka Analog Design Environment , or for those of us who've been around awhile, Analog Artist). ADE is another one of those tools that you're...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Thu, Sep 10 2009
Things You Didn't Know About Virtuoso: RTFM
Wait, don't run away! In this case I really mean " Read The Fantastic Manual ". A recent comment by a reader prompted a spirited internal discussion here at Cadence regarding our Help system. I suddenly realized it had been ages since I even looked at it. Seriously, when was the last time...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Tue, Aug 25 2009
We Interrupt Your Regularly Scheduled Programming...
I thought I would have time for a regular TYDKAV (Things You Didn't Know About Virtuoso) article this week before I go on vacation, but you know how it is when you're trying to get out of the office for a week. Things just seem to pile up higher than usual. So in place of the usual witty repartee...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Mon, Aug 10 2009
Page 1 of 4 (31 items) 1
2
3
4
Next >