Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Virtual System Platform
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
All Blog Categories
Popular Tags
Allegro
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
IP
Low power
mixed-signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Virtual System Platform
20nm
Accelerated Verification IP
Acceleration
AMBA
Andrews
ARM
ARM Techcon
booting Linux
Cadence
CDNLive
Chi-Ping Hsu
Cortex-A
Cortex-A9
C-to-Silicon
DAC
DAC 2012
DAC2012
debug
debugging
Design Automation Conference
dynamic power analysis
EDA360
Embedded Linux
embedded software
Embedded World
emulation
ESL
ESL Market
fast models
FPGA Based Prototyping
FPGA prototyping
FPGA-based prototyping
functional verification
GDB
High-level Synthesis
IES-XL
Imperas
Incisive
Industry Insights
IP
ip-xact
Jason Andrews
Joe Hupcey III
linux
Lip-Bu Tan
low power optimization
Methods2Business
Models
multi-core
Multicore
Nufront
OS
Palladium
Palladium XP
Performance Analysis
Power
Rapid Prototyping Platform
Reference Flow 11
Reference Flow 12
ring buffer
Rohde & Schwarz
RPP
Samsung
Schirrmeister
Simulation
SoC
software
software development
system design
System Design and Verification
System Design and Verification
System Development Suite
system integration
system level
System Modeling
system realization
SystemC
TLM
TLM 2.0
TSMC
UART
Ubuntu
uncompressing Linux
VAP
verification
Verification Computing Platform
Verification IP
videos
VIP
Virtual platform
virtual platforms
virtual prototoyping
virtual prototype
virtual prototypes
virtual prototyping
VSP
Xilinx
Zynq
Zynq virtual platform
Zynq-7000
Video: Duolog at DAC 2011 Update – Automating Design and Verification IP Integration
One of the key tenants of the EDA360 vision is the need for scalable, correct-by-construction IP creation and integration of design and verification IP. Duolog is in the vanguard of creating automation to address this challenge, and in this video update Duolog's CTO Dave Murray notes new capabilities...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Sun, Jun 26 2011
A SystemC Virtual Platform Overflowing the Stack -- Just Before DAC
Thanks to all who stopped by the Cadence booth to see and talk about the Cadence Virtual System Platform at DAC . I spent most of the week in meetings and giving presentations and demos so I don't have any insight into the virtual platform related events from the conference. Instead of writing a...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Tue, Jun 14 2011
Using the ARM Profiler with the Cadence Virtual System Platform
I have posted a new article over at blogs.arm.com covering the current integration of the ARM Profiler with the Cadence Virtual System Platform . It's a must read for users interested in profiling software running on a virtual platform. If you have used the ARM Profiler before or have ideas on better...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Mon, Jun 13 2011
How TSMC Reference Flow 12 Uses Virtual Prototyping
Just one month after the announcement of the Cadence System Development Suite, three of the four hardware/software development platforms in that suite have become part of the TSMC Reference Flow 12 . This includes the new Virtual System Platform , a virtual prototyping solution that provides early software...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jun 6 2011
Q&A: A Closer Look at the Cadence Virtual System Platform
Cadence took a significant step into a new marketplace with the recent introduction of the Virtual System Platform , a virtual prototyping environment that supports architectural-level, pre-RTL software development and debugging. The Virtual System Platform is part of the tightly integrated System Development...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, May 25 2011
Pre-RTL Software Development -- You Can't Get Your Product to Market Without It!
It's been an exciting month for the System Realization team with the announcement of our System Development Suite . One of the new products, the Cadence Virtual System Platform , made its debut at the Embedded Systems Conference and has generated a lot of interest from our customers. DAC is right...
Posted to
System Design and Verification
(Weblog)
by
Steve Brown
on Mon, May 23 2011
Blazing a Trail With Ubuntu
One of the most popular blogs I wrote is running Incisive on Ubuntu . I have had a number of questions and comments, as well as thanks for pointing out some of details on how to make everything work. One person even had the suggestion to start a user group! In the article, now over a year old, I used...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Mon, May 23 2011
Q&A: Hardware/Software Integration Challenges Demand System Realization Solutions
Hardware/software integration has become a major bottleneck in electronic design flows, according to Michał Siwiński, group director of System Realization product marketing at Cadence. It's also a major requirement for System Realization, described in the EDA360 vision paper as the creation of electronics...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, May 19 2011
2011 CDNLive EMEA Highlights and Image Gallery: An EDA360 Spring Festival of Deliverables
Last week teammate Adam Sherer and I had the honor of representing the Incisive functional verification platform at the annual CDNLive for Europe, the Middle East and Africa (EMEA) in Munich, Germany. Among our tasks was to deliver the annual verification roadmap update; support numerous techtorials...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Tue, May 10 2011
System Development Suite - Connecting Software to Hardware Design and Verification
I've been at CDNLive! EMEA watching demos of the newly announced System Development suite, and it's mindblowing. I'm seeing good old ncsim running Android interactively on the Virtual System Platform. You open an app in the virtual Android interface and you can stop the software, or even...
Posted to
System Design and Verification
(Weblog)
by
Jack Erickson
on Mon, May 9 2011
Page 5 of 6 (52 items)
« First
...
< Previous
2
3
4
5
6
Next >