Home > Community > Tags > Verilog-AMS/VCD
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • How to see power trace

    Hi, I have design using VAMS. I could generate VCD file from ncsim. And I want to see power trace while it is functional. (Dynamic power analysis). What tool will help me to do that? and what are the general steps I need to follow in order to get a power trace. -Ganesh
    Posted to Logic Design (Forum) by ganeshK2012 on Mon, May 21 2012
Page 1 of 1 (1 items)