Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > Verilog-A/cadence
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Verilog-A,cadence

  • ERROR DURING SIMULATION

    Sir, First of all, let me thank u for helping me in my project work, by giving valuble information. We are using BSIM-CMG (DG-MOSFET) model for circuit analyses and earlier, we were getting the output waveforms as well as pss analysis results by using virtuoso 6.1.4 version. But last day, the version...
    Posted to RF Design (Forum) by aravindkvarier on Tue, Mar 4 2014
  • Unable to run PSS Analysis

    Sir, I have used BSIM-CMG107.0.0 Mosfet Compact model for my thesis work. But when I go for pss analysis, an error is shown saying that the behavioural file that you have given is not supported for pss analysis. The model is actually a verilog-A file. It would be grateful if you give me any solution...
    Posted to RF Design (Forum) by aravindkvarier on Tue, Feb 11 2014
  • Jumpstart to Verilog-A language

    Hello, Cadence community, Lately I've found a need of specific digital or analog components to test analog circuit performance that can be described using Verilog-A programming language, but the problem is - I am not sure where to start. I've found the following documents describing Verilog in...
    Posted to RF Design (Forum) by Alex Vasjanov on Fri, Jan 10 2014
  • Q&A: MEMS Begin to Enter the Semiconductor Design Mainstream

    Micro-electrical mechanical systems (MEMS) have been a niche technology for many years, but a new generation of MEMS ICs is emerging, according to Mike Jamiolkowski, CEO of Cadence partner and MEMS tool provider Coventor. Barriers to the use of MEMS technology, such as the need for PhD-level experts...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Dec 11 2013
  • Panel: Integrating Low-Power ARM Processors into Mixed-Signal Designs

    Mixed-signal chip designs with embedded digital signal processing are becoming more and more commonplace these days. How can you bring low-power processors, such as the ARM Cortex-M0 , into such designs quickly and efficiently? A lunch panel discussion at the recent Design Automation Conference (DAC...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Jun 20 2012
Page 1 of 1 (5 items)