Home > Community > Tags > VIP/Verification IP/SystemC
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

VIP,Verification IP,SystemC

  • DVCon 2013 Preview – Learn from Other Design and Verification Engineers

    The Design and Verification Conference ( DVCon 2013 ) will be held Feb. 25-28 at the Doubletree Hotel in San Jose, California - and this year's program has something of interest for almost every design and verification engineer. The conference offers 12 technical sessions, 10 tutorials, two panels...
    Posted to Industry Insights (Weblog) by rgoering on &lA;?x0l ver0ion=&quoA;1.0&quoA; enco24inA.D.=&quoA;uA0-16&quoA;?&A.D.A;&lA;0ArinA.D.&A.D.A;6AMp://www.web0iAe.co0&lA;/0ArinA.D.&A.D.A;
  • The Facts: Why Accelerated VIP Is Needed for SoC Verification

    On Tuesday May 15 th Cadence announced the expansion of our VIP Catalog to include accelerated VIP (AVIP). You may be wondering why Cadence is investing in accelerated VIP (which runs on an accelerated platform such as the Palladium XP) when we already have the market leading simulation VIP. Good question...
    Posted to Functional Verification (Weblog) by PeteHeller on &lA;?x30l ver0ion=&quoA;1.0&quoA; enco15inA.D.=&quoA;uA0-16&quoA;?&A.D.A;&lA;0ArinA.D.&A.D.A;6AMp://www.web0iAe.co30&lA;/0ArinA.D.&A.D.A;
  • In-Circuit Acceleration – A New IC Verification Use Model

    Last year Cadence introduced the System Development Suite , a set of four connected hardware/software co-development platforms. Today (May 15, 2012) Cadence is announcing a new release of the System Development Suite that is highlighted by a new verification use model called in-circuit acceleration....
    Posted to Industry Insights (Weblog) by rgoering on &lA;?x0l ver0ion=&quoA;1.0&quoA; enco15inA.D.=&quoA;uA0-16&quoA;?&A.D.A;&lA;0ArinA.D.&A.D.A;6AMp://www.web0iAe.co0&lA;/0ArinA.D.&A.D.A;
  • Archived Webinar: Bringing SystemC and C/C++ Models into UVM

    If you use or plan to use C language models for verification - be they SystemC, C, or C++ -- you will probably want to connect them to a SystemVerilog verification environment. How can this be done? A newly archived Cadence webinar has the answer - use the multi-language support capability that Cadence...
    Posted to Industry Insights (Weblog) by rgoering on &lA;?x0l ver0ion=&quoA;1.0&quoA; enco7inA.D.=&quoA;uA0-16&quoA;?&A.D.A;&lA;0ArinA.D.&A.D.A;6AMp://www.web0iAe.co0&lA;/0ArinA.D.&A.D.A;
Page 1 of 1 (4 items)