Home > Community > Tags > VHDL/protected data types
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

VHDL,protected data types

  • Protected Data Types by VHDL 2008

    I am trying to compile some VHDL files which contains a protected data type . I am using Cadence 10.2 . I set the library path to the Incisive library path, i.e., $IUSHOME /tools/inca/files. In this folder I check the csd.lib file and the IEEE proposed library. The library is already compiled at the...
    Posted to Functional Verification (Forum) by shahein on Mon, May 14 2012
Page 1 of 1 (1 items)