Home > Community > Tags > Ultrasim/parasitics
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Ultrasim,parasitics

  • User Video and Presentation: Mixed-Signal Design Using OpenAccess

    A distinctive aspect of the Cadence Mixed-Signal Solution is the use of the OpenAccess database to integrate custom/analog (Virtuoso) with digital (Encounter Digital Implementation System) design. Embedded memory provider Spansion has given this methodology a thorough road test, as reported at the 2012...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Jan 14 2013
  • Is Fast SPICE Simulation Hitting a Wall?

    The transistor-level SPICE simulator has been the gold standard for custom/analog verification for decades. But SPICE is too slow for many applications in which transistor-level accuracy is needed. So-called "Fast SPICE" simulators can provide considerable speedups -- but current Fast SPICE...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Nov 19 2012
  • Ultrasim parasitics spf file format for backannotation

    Hi all. I have some problem with spf files. I want to do post-layout simulation with ultrasim. It is option in ultrasim to supply spf file with extraction information for backannotation. I have spf file I got from StarRCXT(synopsis extraction tool). But when I am trying to do simulation with this file...
    Posted to Custom IC Design (Forum) by Geser on Thu, Feb 19 2009
Page 1 of 1 (3 items)