Home > Community > Tags > UVM/verification/EDA
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

UVM,verification,EDA

  • Secrets of the (Verification) Alliance

    In a recent post , I discussed the need for cross-vendor cooperation in EDA, especially in my world of functional verification. It takes a blend of innovative technologies and methodologies to verify a modern system-on-chip (SoC). Customers also need training, consulting services to fill short-term needs...
    Posted to Functional Verification (Weblog) by tomacadence on Tue, Nov 29 2011
  • UVM - The Progress Continues With Reference Flow

    As 2010 ends and 2011 begins, the most important thing that came out of the Universal Verification Methodology (UVM) was the UVM Reference Flow. We are thrilled with the results coming from this community contribution. With over 1,000 downloads already, it is clear that UVM has moved into the mainstream...
    Posted to Functional Verification (Weblog) by IEM JB on Fri, Dec 17 2010
Page 1 of 1 (2 items)