Home > Community > Tags > UVM/AMS/Regression
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

UVM,AMS,Regression

  • Circuit Regression Flow

    I'm trying to define a circuit regression flow. From what I learned, there seems to be 2 options. I haven't looked too deep into either one. But I'd like to solicit some inputs first. General Background * analog and mixed signal IP; roughly half circuit, half logic. * logic verification with...
    Posted to Custom IC Design (Forum) by Jacck on Fri, Nov 5 2010
Page 1 of 1 (1 items)