Home > Community > Tags > UPF/Accellera/CPF
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

UPF,Accellera,CPF

  • DAC 2013: Accellera Panel Updates Power Format Standards

    In what was billed as a "town hall meeting" about the new IEEE 1801-2013 (UPF 2.1) power intent format standard , the Accellera Systems Initiative sponsored a breakfast panel at the Design Automation Conference ( DAC 2013 ) Monday, June 3. The discussion took a broader look at power intent...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Jun 6 2013
  • Q&A: Qi Wang Updates EDA Power Intent Format Standards

    IC design teams can use one of two formats to express power intent - the Common Power Format (CPF) from the Silicon Integration Initiative ( Si2 ), or IEEE 1801 , also known as the Unified Power Format (UPF). Efforts are now underway to bring the two formats closer together, and Qi Wang, technical marketing...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Mar 20 2013
  • 2011 EDA Standards Update and 2012 Forecast

    As system complexity grows and semiconductor process nodes shrink, EDA industry standards are more important than ever. With today's time-to-market pressures, the last thing you'd want to do is waste time due to incompatible formats, tools or methodologies. Fortunately, 2011 was a productive...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Dec 21 2011
Page 1 of 1 (3 items)