Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> The Next Generation
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
The Next Generation
65nm
adult
AE
assertions
caveman
C-ECO
chip design
chip planning
Conformal ECO
Conformal Low Power
design
ECO
friday fun
Incisive
incyte
logic
logic desgin
Logic Design
Low power
low power design
marketing
methodology
MSV
multi-vt
Power Shut-Off
project management
Static timing analysis
Friday Fun: Tapeout!
Well, this is the finale of this season of The Next Generation. In it, the Dante Semi team celebrates their on-time tapeout, thanks to adopting modern design methodologies. It also has a bit of intrigue at the end. Hopefully this series has been entertaining and educational. We figured we would try something...
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Fri, Sep 11 2009
Friday Fun: A Last-minute ECO
In this week's episode, the Dante Semi team is about to tape out when they get a last minute spec adjustment from their primary customer. Does this sound familiar? How will they make the change and verify it quickly enough to be able to tape out on time? (Hint: Conformal ECO ). Enjoy! If video fails...
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Fri, Sep 4 2009
Friday Fun: Cutting Ties to the Past
In last week's installment , we left the Dante Semiconductor team when they were nearing tapeout, but their old vendor was asserting its own interests over that of the project. In this week's episode, the team comes together to break the final link so that they can move forward with taping out...
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Fri, Aug 28 2009
Friday Fun: Adopting New Low-power Design Techniques
This week's episode has the Dante Semi team employing some new low power design techniques, and using Conformal Low Power to verify their implementation of them. You will also see how the verification team uses low power simulation with Incisive to functionally verify the behavior. It's all going...
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Fri, Aug 21 2009
Friday Fun: Modern Methodology Has Benefits
In this week's episode of "The Next Generation", the Dante Semi team reviews the project status after adopting many new techniques, such as power shutoff, assertion-based verification, physical synthesis, and multi-supply multi-voltage optimization. It looks like things are going well!...
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Fri, Aug 14 2009
Friday Fun: Sabotage!
In last week's episode , we saw the Dante Semi team finally adopting modern chip design techniques, and as a result things were finally going well for them. But then some strange things started to happen. At first they thought there were bugs in their new software, but in this week's episode...
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Fri, May 22 2009
Friday Fun: Dante Semi Adopting Modern Chip Design Techniques
In this week's episode the team gets down to business, finally adopting modern chip design tools. All seems to be going really well, but then some strange things start to happen to the design. Good thing their new verification flow is able to catch them. But why are they happening? Click here if...
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Fri, May 15 2009
Friday Fun: The Secrets of EDA Marketing
A little context for this episode - the old EDA company sent in their execs in the previous episode - so here we have Charlene bringing her marketing guy along to try to salvage things with Chip. Chip is annoyed, but decides to have them be useful. Big mistake. Jack Erickson
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Fri, May 8 2009
Friday Fun: Bring Out Your Dead!
You can tell the actors had a lot of fun filming this week's episode (for previous episodes click here ). Given where the project stood, the design team apparently needed to blow off some steam before they took on switching to a modern methodology. And even under pressure, Alice is able to articulate...
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Fri, May 1 2009
Friday Fun: Even a Marketing Guy Can Use InCyte!
In this week's episode, Gronk, the unfrozen caveman marketing guy, discovers how easy it is to explore a new power architecture and get both technical and economic estimates using the InCyte software. Meanwhile, the design team realizes that what they need is an Extreme Makeover, Methodology Edition...
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Fri, Apr 24 2009
Page 1 of 2 (15 items) 1
2
Next >