Home > Community > Tags > TSMC/Reference Flow 12
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

TSMC,Reference Flow 12

  • Video: Why TSMC Cares About System-Level Design

    Why would TSMC, the world's largest foundry, care enough about electronic system-level (ESL) design to include it in a reference flow? In the short video clip embedded below, Ashok Mehta, senior manager of system verification and software architecture at TSMC, explains why and how his company worked...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Nov 16 2011
  • Q&A: Linking Virtual Prototypes to High-Level Synthesis

    Virtual prototypes for early software development and high-level synthesis tools for hardware implementation are two important new technologies that are raising the abstraction level in electronic systems design. But these tools are traditionally isolated from one another because they require different...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Jun 29 2011
  • How TSMC Reference Flow 12 Uses Virtual Prototyping

    Just one month after the announcement of the Cadence System Development Suite, three of the four hardware/software development platforms in that suite have become part of the TSMC Reference Flow 12 . This includes the new Virtual System Platform , a virtual prototyping solution that provides early software...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Jun 6 2011
Page 1 of 1 (3 items)