Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> TCL
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
TCL
ActiveTcl
Allegro
Allegro 16.5
Allegro default colour setting
Allegro Design Entry
Allegro System Architect (ASA)
architectural
architecture
ARM
ARM Techcon
ASA
Avago
Cadence
category
CDNLive!
Cisco
Closure
command line arguments
communication
Conformal
congestion
Constraint-driven PCB Design flow
copy project
CTE-TCL
db access
dbCommands
dbGet
dbGet encounter digital implementation
dbShape
dbTransform
Design
Design Entry
Digital Implementaion
Digital Implementation
documentation schematic
EDI
EDI 10.1
EDI system
embedded solution
encounter
Encounter Digital Implementation
Encounter digital Implementation system
Encounter Digital Implementation System 8.1
floorplan
floorplan synthesis
Floorplanning
Foundation Flow Design
Front-end PCB design
Gentry
hierarchical design
Industry Insights
IP
IP integration
IPC
irun
IUS
ius 9.2
Kumar
layout
lec blackbox BBOX nonequivalent
Library
Logic Design
logic synthesis
logical operations
Maheshwari
MMMC
naming style RC
net renaming
orcad 16.3
PCB
PCB design
perl
port
PSPICE
PSPICE Model Editor
PSpice student
puzzler
PWM
Python
rc
refresh option
rtl compiler
rtl compiler 8.1
Schematic
schematics
SCM
scripting
set_attribute avoid
simulation
simulation ams simulator modeling component
SOC Encounter
SPB 16.2
SPB16.5
static timing analysis
synopsys
synthesis
synthesis methodology
synthesize RC script
System Realization
Timing Constraints
Regarding advance TCL scripts
Hi, Objective : Want to get all the endpoints for a given startpoint with positive slack only. I am bit new to ets :) ##--------------------------------- Generic Procedure defination ----------------------------------------- proc user_get_object_names {collection} { set objectList {} foreach_in_collection...
Posted to
Digital Implementation
(Forum)
by
abhingp01
on Thu, Jan 19 2012
RTL compiler - synthesis
I am traying to synthesize a design to a library with no basic inverters. In general, RTL compiler requires inverters and some other basic cells. and so i will recieve : "synthesis failed- do not have usable inverters". My library have all the logical veriaty of cells except a straight forward...
Posted to
Logic Design
(Forum)
by
Ivan13
on Sun, Jan 15 2012
ARM TechCon Paper: Early Architectural Planning With a Digital Implementation Flow
You might think that an IC digital implementation toolset, such as the Cadence Encounter Digital Implementation System, is only useful after RTL is developed and synthesized. But that's not necessarily the case. At the recent ARM TechCon conference, Cadence and Cisco Systems presented a flow that...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Nov 30 2011
Re: Creating Bom variants on a schematic page with multiple instances
The above Tcl command will work on 16.5 release and 16.3 ISR 39 onwards.
Posted to
PCB Design
(Forum)
by
Kuenga606
on Tue, Nov 22 2011
What's Good About Refresh, Copy Project, TCL in SCM? 16.5 Has a Few New Enhancements!
There are several enhancements in the 16.5 System Connectivity Manager ( SCM ) / Allegro System Architect ( ASA ) product that I’ve compiled below that I'm sharing in a brief post this week. Please take advantage of these new 16.5 capabilities. Refresh Option in File Viewer We now have the...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Mon, Nov 7 2011
IPC communication between Python and Cadence
Hi All, I am trying to open a IPC channel between python and cadence. I managed to get one way communication from either to the other, but unable to get two way communication. Please help to point me in the right direction! Thanks in advance, Vijay
Posted to
Custom IC SKILL
(Forum)
by
Vijay Srini
on Tue, Aug 16 2011
How to get screen copies under specific view condition
After Route operation, I take screen copies under specific view conditions, (area, specific layer, specific object, congestion map and so on) It's quite routine work but take time due to the volume I have to care. Can EDI get screen copies automatically under a specific condition? Ex. PhysicalView...
Posted to
Digital Implementation
(Forum)
by
Teru
on Tue, Aug 9 2011
Encounter Puzzler #3 Solution: Renaming a Net Logically
Once again, the Encounter Digital Implementation designer community has stepped up to the challenge. Last week's puzzler -- renaming a net logically in Encounter -- was solved in short order. Let's add J2mh and Sims to the list of Encounter Wizards (along with regular commentator and guest blogger...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Wed, Mar 9 2011
Encounter Puzzler #3: Renaming a Net Logically
The other day a designer E-mailed me: How can we rename a net in Encounter? I followed up to clarify whether the designer wanted to change the net associated with routed wire segments, or wanted to rename a signal net. He clarified that he wanted to change a logical signal net's name. Changing the...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Mon, Feb 28 2011
Guest User Blog: dbShape For All Your Logical Operation Needs
This is a guest post from Jason Gentry at Avago. I hope you enjoy this useful piece he's contributed on using the Encounter Digital Implementation System's dbShape command that debuted in 10.1. I figured it was time for another guest blog, especially since I've been able to play with one...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Wed, Feb 16 2011
Page 1 of 4 (35 items) 1
2
3
4
Next >