Home > Community > Tags > SystemVerilog
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • sv array method sum()

    Hi, I was going through the "sv for verification". I am trying to run the examples given in the book on IUS(9.2). As per LRM (array reduction methods),"sum() returns the sum of all the array elements or, if a with clause is specified, returns the sum of the values yielded by evaluating...
    Posted to Functional Verification (Forum) by arjuny on Tue, Nov 2 2010
  • Re: cannot find urm_defines.svh

    Hi Rashmikant, I know this response is very late since the post is from last year, but even i was facing the same problem (SV construct not yet implemented) and so I stumbled upon this post while searching for a solution on the internet. I am sure you must have figured it out by now, but I would still...
    Posted to Functional Verification (Forum) by verifs on Thu, Oct 14 2010
  • "We Want UVM 1.0! When Do We Want it? Now!"

    Short of holding signs and yelling slogans, the 12 customers I visited in the past week all declared this mantra. All are planning to move to UVM 1.0 with all of them requiring the phasing and register package capabilities, but only one also requiring TLM2 support, primarily for accessing SystemC models...
    Posted to Functional Verification (Weblog) by Adam Sherilog on Thu, Oct 7 2010
  • Users Employ Specman Constrained-Random Verification for Complex IP

    Two recent customer examples have shown the effectiveness of Specman constrained-random verification for complex SoCs. Raimund Soenning, manager of hardware development for the Graphics Competence Center at Fujitsu Semiconductor Europe (Germany), and Sarmad Dahir, ASIC designer at Ericsson (Sweden),...
    Posted to Functional Verification (Weblog) by teamspecman on Fri, Sep 3 2010
  • How UVM Will Support TLM Design And Verification

    Cadence last week announced the publication of two books - one about the Universal Verification Methodology (UVM), and one about transaction-level modeling (TLM) design and verification. I noticed that there's a lot of discussion about UVM in the TLM book, and several sections about TLM in the UVM...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Jul 28 2010
  • type parameter override

    Does NC support type parameter overrides? If not, why not? I'm attempting to use an interface wrapper with a typed parameter to pass interfaces to the drivers/monitors. But I get this error during compile: typedef virtual cllp_if #(.DW(16), .EW(6), .AW(14)) cllp_if_t; IfWrapper #(cllp_if_t) if_wrapper;...
    Posted to Functional Verification (Forum) by hab94 on Wed, Jul 21 2010
  • New UVM Book Is For You And U But Not Ewe

    A Practical Guide to Adopting the Universal Verification Methodology (UVM) is the first book published on the emerging Accellera UVM . Written by the main authors of the user guide in the UVM release, this book provides more details and extends the methodology to address system level challenges. Unlike...
    Posted to Functional Verification (Weblog) by Adam Sherilog on Wed, Jul 21 2010
  • DAC Report: Interview With AMIQ And Update On Their “DVT” IDE

    One of the benefits of the Design Automation Conference is the opportunity to follow the growth trajectory of partner companies with each successive show. Last year our long time Verification Alliance partner AMIQ ( a name familiar to many Specmaniacs ) made their first appearance at DAC, and they were...
    Posted to Functional Verification (Weblog) by jvh3 on Wed, Jun 30 2010
  • DAC Cabbie Taught Me All I Need to Know About Verification

    Confidence from competence. Measurement through metrics. Sell without selling. These are the pearls I learned from my cab driver on the way home from DAC. Aside from the core truths they convey, they clearly define the top three verification items I saw at 47th DAC in Anaheim this year. Topping my list...
    Posted to Functional Verification (Weblog) by Adam Sherilog on Mon, Jun 21 2010
  • Advanced Option Brings New Features to Specman/e Users

    Great news for Specmaniacs -- a new Specman Advanced Option is being announced at the Design Automation Conference (DAC) for Specman/ e users. Three key functionalities in this Option will be: Multi-core Compilation - Close to Nx (N= # cores) speedup in compilation time. Re-Seed/Dynamic Load - Allow...
    Posted to Functional Verification (Weblog) by teamspecman on Fri, Jun 11 2010
Page 10 of 17 (162 items) « First ... < Previous 8 9 10 11 12 Next > ... Last »