Home > Community > Tags > SystemVerilog/Low-power/OVM
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

SystemVerilog,Low-power,OVM

  • Are You Playing with a Full Deck?

    A professional gambler confidently place bets because she know the odds, but she would be crazy to play at a table that didn’t use a full deck because the odds change in an unknown way. If you use a simulator that doesn’t enable low-power verification in every test run, you are just as crazy...
    Posted to Functional Verification (Weblog) by Team genIES on Tue, Dec 15 2009
  • Verification is a Sprint and a Marathon!

    Verification engineers have updated an old adage to discribe their projects: Verification is both a sprint and a marathon! We need to optimize everything from single simulation runs to the complete suite of regression tests and every task in between. Cadence answered that comprehensive call in the Performance...
    Posted to Functional Verification (Weblog) by Adam Sherilog on Wed, Sep 30 2009
Page 1 of 1 (2 items)