will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > SystemC/High-level Synthesis/EETimes
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

SystemC,High-level Synthesis,EETimes

  • Evolution and Synthesis

    If you have not yet seen it, Jim Hogan and Paul McLellan wrote a great piece over at EE Times entitled "The evolution of design methodology" (part 1) . Their conclusion is that the chip design industry is in the midst of another major shift to one where chip design becomes software-centric...
    Posted to System Design and Verification (Weblog) by Jack Erickson on Mon, Nov 29 2010
Page 1 of 1 (1 items)