Home > Community > Tags > SystemC IUS CTS TLM/C-to-silicon c code
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

SystemC IUS CTS TLM,C-to-silicon c code

  • Re: Verilog, System Verilog and SystemC

    Hi Jasonkee111, Good questions. As you have discovered there are many languages available for design and verification with various advantages/disadvantages. I will try to give you some recommendations based on my experience working with many customers. For RTL design, Verilog is still the main language...
    Posted to Functional Verification (Forum) by mstellfox on Wed, Sep 2 2009
Page 1 of 1 (1 items)