Home > Community > Tags > System Design and Verification/hls/high level synthesis
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

System Design and Verification,hls,high level synthesis

  • What is Next for SystemC?

    Let your voice be heard at the North American SystemC Users Group interactive Town Hall Meeting! You are invited to a lively discussion for the system-level design community on the state of SystemC and what lies ahead. Providing an interactive format that encourages audience response and questions, this...
    Posted to System Design and Verification (Weblog) by Steve Brown on Fri, Jul 17 2009
  • Modeling Interfaces with C-to-Silicon Compiler

    Users of ESL tools are curious about the procedure for handling the interface to a bus or other communicaton protocol in a High Level Synthesis environment. This is usually formulated in the following question: “How do we take into account the interface to the bus/processor for a piece of IP going...
    Posted to System Design and Verification (Weblog) by TeamESL on Thu, May 7 2009
Page 1 of 1 (2 items)