Home > Community > Tags > System Design and Verification/IP re-use/ASIC_2F00_ASSP
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

System Design and Verification,IP re-use,ASIC/ASSP

Sorry, but there are no more tags available to filter with.
  • Ride The Economy Slow-Down

    Last week, at Cadence Sales Kickoff, we have heard fascinating presentations from key US customer executives. The main points each one of the presenters made were: 1. The economy is slowing down and as a result many of the semiconductor (and fabless) companies are facing major challenges. 2. The successful...
    Posted to System Design and Verification (Weblog) by Ran Avinun on Mon, Jan 19 2009
Page 1 of 1 (1 items)