Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> System Realization
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
System Realization
4G
Acceleration
Accellera
Agile
Allegro
Allegro 16.5
Allegro default colour setting
alliance
Amazon
android
application-driven
applications
apps
architects
ARM
ARM Techcon
ASIC
Bring-up
Bruggeman
C to Silicon
C++
Cadence
Cadence VIP portfolio
Calypto
category
CDNlive
CDNLive!
CDNLive!ive!
Circuit Sutra
CircuitSutra
cloud computing
Co-Design
CoFluent
collaboration
congestion
Cortex-A15
Co-verification
CPF
C-to-Silcon
C-to-Silicon Compiler
DAC
DDR3
debug
Digital Implementation
DVCon
EDA
EDA360
embedded
embedded software
embedded solution
Emulation
ESL
Fast Models
FPGA prototyping
FPGA-based prototyping
Gary Smith
hardware
Hardware/software co-verification
hardware/software integration
hardware-dependent software
high level synthesis
High-Level Synthesis
hls
Hosted Design Solutions
IEEE
Imperas
Incisive
Industry Insights
Industsry Insights
integrators
iOS
IP
IP-XACT
metric-driven verification
Models
OSCI
Palladium
Rapid Prototyping Platform
Silicon Realization
simulation
Siwinski
SoC
SoC Realization
software
System Design and Verification
System Development Suite
system level
SystemC
TLM
TSMC
UVM
verification
Virtual Platforms
virtual platforms
virtual prototoyping
virtual prototype
Virtual System Platform
VSP
webinars
XtremeEDA
Differentiation Through Hardware is Not Going Away
Last week at DVCon there was a panel discussion called "The Resurgence of Chip Design," which Richard Goering summarizes very well in his blog post "Will Differentiation Through Software Kill Chip Design?" The short answer is that hardware design is not going away, but that the costs...
Posted to
System Design and Verification
(Weblog)
by
Jack Erickson
on Mon, Mar 5 2012
TLM: The Year in Review, and Trends for 2012
2011 was my first full year in the land of Transaction-Level Modeling (TLM) design and verification, after spending my entire career to that point in RTL. I made my move upward in abstraction level in mid-2010 because it seemed like the time had finally come for this methodology to start becoming mainstream...
Posted to
System Design and Verification
(Weblog)
by
Jack Erickson
on Mon, Jan 2 2012
Amazon’s New Kindles: More Steps Toward the Paperback Computer
While I understand that a new Kindle Fire at $199 MRSP is significantly more than a dime novel, I assert that today's launch of the new Amazon tablets takes us one step closer to the "paperback computer" becoming a reality. Here the term paperback computer isn't just a clever play on...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Wed, Sep 28 2011
Video: Distinguished Engineer Mike Stellfox on UVM, the Debug Bottleneck, and System Realization
My colleague and Cadence Distinguished Engineer Mike Stellfox leads a group of trailblazers inside Cadence. Specifically, Mike's group is tasked with moving our most promising prototypes and methodological theories out of their incubators and into production. In this interview on the floor of DAC...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Wed, Jun 29 2011
Q&A: A Closer Look at the Cadence Virtual System Platform
Cadence took a significant step into a new marketplace with the recent introduction of the Virtual System Platform , a virtual prototyping environment that supports architectural-level, pre-RTL software development and debugging. The Virtual System Platform is part of the tightly integrated System Development...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, May 25 2011
Q&A: Hardware/Software Integration Challenges Demand System Realization Solutions
Hardware/software integration has become a major bottleneck in electronic design flows, according to Michał Siwiński, group director of System Realization product marketing at Cadence. It's also a major requirement for System Realization, described in the EDA360 vision paper as the creation of electronics...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, May 19 2011
How EDA360 “Realizations” Leverage Industry Standards
The EDA360 vision , articulated by Cadence one year ago, is not about one company - it's a vision for an entire industry. As such, EDA360 depends on a collaborative ecosystem with many players, including other EDA vendors, silicon IP providers, foundries, design services companies, and many others...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, May 9 2011
Cadence System Development Suite – The Story is the Continuum
Cadence today (May 3) is introducting the System Development Suite , a set of four connected platforms that support hardware/software co-development from the architectural level through final prototyping. The story is not just that Cadence now has solutions for virtual prototyping and FPGA prototyping...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, May 3 2011
Ten Key Ideas Behind EDA360 – A Revisit
The EDA360 vision paper was published by Cadence one year ago this week. Since that time, EDA360 has been widely discussed throughout the industry - by partners and competitors alike - whether or not they actually use the term "EDA360" or just talk about the ideas behind it. Over the past year...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Apr 28 2011
EDA360 Beyond the Chip – Package, Board, and Product Creation
The EDA360 vision , articulated by Cadence one year ago this week, calls for an expanded view of EDA that supports complete hardware/software systems ready for applications deployment. Most of the discussion during the first year focused on silicon and embedded software. A Cadence Allegro 16.5 announcement...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Apr 25 2011
Page 1 of 3 (29 items) 1
2
3
Next >