Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> System Design and Verifcation
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
System Design and Verifcation
Acceleration
android
ARM
ARM Generic Interrupt Controller
ASIC
ASIC/ASSP
boot loader
Broadcom
C to Silicon
Cadence
CDNLive
cdnLive! system realization
Cortex-A
Cortex-A9
Co-verification
C-to-Silcon
C-to-Silicon Compiler
EDA360
embedded
Embedded Linux
embedded software
Emulation
emulator
ESL
Generic Interrupt Controller
GIC
high level synthesis
High-Level Synthesis
howto
kernel
linaro
linux
Low-Power
MDV
metric-driven verification
Palladium
RTL Compiler
simulation
software
synthesis
system
System Design and Verification
System Realization
SystemC
TLM 2.0
TLM2
TLM-driven design
transaction-based
verification
Virtual Platforms
virtual platforms
Virtual System Platform
Wadikar
ARM Generic Interrupt Controller HOWTO
Way back in 2004, I wrote a book called Co-Verification of Hardware and Software for ARM SoC Design . At that time the world revolved around AHB and the ARM926EJ-S was a popular CPU. All ARM CPUs used two interrupt signals, nIRQ and nFIQ . The nIRQ signal is the normal interrupt request and nFIQ is the...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Fri, Jul 22 2011
System Industry Trends - 2010 Highlights and What's Coming Up for 2011 (Part 1)
2010 was a very dynamic year for the electronic systems industry overall, and for Cadence in particular. In the next couple of blogs, I would like to focus on some of the trends that started in 2010 and will continue in 2011. In this blog (part I), I will talk about the key growth markets, key industry...
Posted to
System Design and Verification
(Weblog)
by
Ran Avinun
on Thu, Dec 16 2010
A SystemC TLM 2.0 ARM Linux Boot Loader
Earlier this year I wrote an article with some details related to loading Linux into memory for Virtual Platform execution. I reviewed a problem related to Ubuntu on qemu for the ARM Versatile Platform. At Cadence, we are strong believers in standards, and for Virtual Platforms one of the key standards...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Wed, Dec 8 2010
Broadcom Presentation Shows Value of Transaction-Based Acceleration
Wow - what a paper! At CDNLive! Silicon Valley 2010 , the joint paper from Broadcom and Cadence, titled Transaction-Based Acceleration: Strong Ammunition in any Verification Arsenal , showed evidence that simulators are running out of steam for system level simulations. At Broadcom, simulators certainly...
Posted to
System Design and Verification
(Weblog)
by
rmathur
on Tue, Nov 16 2010
Android, Linaro, and 10 Other Useful Embedded Linux Links
The state of Minnesota is unofficially divided into two parts; The Cities and The Rest of the State . Of course, The Cities refers to the Twin Cities of St. Paul and Minneapolis. Outstate people from Grand Marias to New Ulm are happy to avoid the crowds of the city, but at the same time curious about...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Mon, Oct 25 2010
System Realization activities at CDNLive! EMEA this week
CDNLive! EMEA will be held in Munich again this year, and there’s lots of news about Cadence’ offerings to address the productivity gap in Systems Realization. Here are the System Realization activities, customer presentations, and Cadence presentations you may choose to attend: Tuesday, May 4 13:30...
Posted to
System Design and Verification
(Weblog)
by
Steve Brown
on Mon, May 3 2010
Android System Verification Part 6
Welcome to Part 6 of Android System Verification. It's getting hard to trace back to the previous articles, so here is a complete list of links: Part 1 Part 2 Part 3 Part 4 Part 5 Last time I showed how to create hardware stimulus and use coverage to keep track of the generated stimulus across multiple...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Fri, Jan 15 2010
Page 1 of 1 (7 items)