Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Specman/e/IES/IEEE 1647
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Specman,e,IES,IEEE 1647
AOP
API
Aspect Oriented Programming
AVM
Axel Scherer
Cadence VIP portfolio
CDV
coverage
coverage driven verification (CDV)
Coverage-Driven Verification
cowbell
Enterprise Manager
Enterprise Planner
eRM
events
Functional Verification
hvl
HW/SW
IES-XL
Incisive
Incisive Enterprise Simulator
Incisive Enterprise Simulator (IES)
IntelliGen
ISX
ISX (Incisive Software Extensions)
IUS
Kit
Low Power
MDV
MDV techtorial
metric driven verification (MDV)
Multi-domain verification: HW/SW co-verification
multi-language
Object Oriented Programming
OOP
OVM
OVM e
OVM-e
performance
Plan and metrics management
Questa
sequences
simulation
SoC
specman elite
System Verification
SystemVerilog
team specman
tech tips
temporal expressions
test generation
testbench
Testbench simulation
universal verification methodology
URM
UVC
uvm
UVM training
UVM tutorial
UVMe
UVM-e
uvmworld.org
VCS
Vera
verification
Verification IP modeling
Verification methodology
verification strategy
verification tutorial
video
video tutorial
videos
VIP
VMM
workshops
Get Started on UVM-e with Free Introductory Video Tutorials
One of the many requests that we get from Specman/ e customers is that they would like some basic e tutorials. So, as a first step, Axel Scherer has recently posted 24, very short, byte sized UVM- e basic tutorials . Check them out. These e -based videos are targeted for design and verification engineers...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, May 24 2012
New IntelliGen Statistics Collection Utilility
As noted in white papers , prior posts , and the Specman documentation, since IntelliGen is a totally new stimulus generator than the original "PGEN", there is usually some amount of effort needed to migrate an existing verification environment to fully leverage the power of IntelliGen. To...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Jun 5 2009
Performance-Aware e Coding Guidelines – Part 5
In this last segment of the series on performance-aware coding, allow me to share with you two tips on improving the performance of Temporals. Temporals Performance Tip 1: Setup a "Synch Unit" If you don't already use a synch unit - I recommend you setup one up now. Here's why: the...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Apr 28 2009
Performance-Aware e Coding Guidelines – Part 4
Specman 8.2s3 contains a new API to the sequence driver that enables users to improve the performance of stimulus creation. With this API you can create stimulus items in an efficient manner, and reduce the number of context switches between the sequence and its driver. For example, instead of many generation...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, Apr 16 2009
Generation Action: Constraints From Above
[Welcome guest blogger Reuven Naveh of Specman R&D] What is the “constraints from above” problem, and how is it solved by Specman today? The answer: “constraints from above” are stimulus generation constraints which have the following properties: They constrain a do-not-generate...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Mar 24 2009
"ClubT" Newsletter Issue #3 Just Posted
Specmaniacs and Other Trailblazers, The latest edition of the 'ClubT ' newsletter is now posted here , and once again there is exciting news around e , Specman, and Verification. Articles include: * Have you heard of OVM e ? * Incisive 8.2 Technology Update * Verification IP Portfolio E-x-p-a...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Jan 27 2009
The Eternal Debate: "Like" vs. "When" Inheritance
First: Happy New Year, Specmaniacs! Much like the rivarly between the New York Yankees and the Boston Red Sox (or if you prefer, ManU vs. Chelsea, or the Tokyo Giants vs. Hanshin Tigers, or [insert a cricket example here]), Specmaniacs have been divided into two competing camps, with one group favoring...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Mon, Jan 5 2009
Using e Ports
The other day I saw some posts to the Yahoo Specman group regarding e ports. The last one in the thread asked for some introductory information on ports which I thought might make a good topic for my entry today. As I was researching what I wanted to include in the post when I came across some related...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Dec 19 2008
Constraint Layering - Fine Tuning Your Environment - Part 2
In my last post , I talked briefly about constraint layering in which I gave an extremely simple example of how users can layer constraints on an existing base environment to change how that base environment behaves, all without touching the base environment. Obviously, we all know that our verification...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Dec 12 2008
Constraint layering - Fine Tuning Your Environment - Part 1
In today's environment of ever growing complexity and ever shrinking schedules, simplifying verification code reuse and maintenance is a clear necessity. To that end, this entry is dedicated to the concept of "constraint layering" in e . This concept is incredibly useful in addressing many...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Wed, Dec 10 2008
Page 1 of 2 (13 items) 1
2
Next >