Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Specman
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Specman
AF
AMIQ
AOP
Aspect Oriented Programming
Axel Scherer
C
Cadence VIP portfolio
CDNLive
CDV
ClubT
coverage
coverage driven verification (CDV)
Coverage-Driven Verification
cowbell
DAC
debug
DVcon
e
e language
eclipse
EDA
EDA360
Enterprise Manager
Enterprise Planner
eRM
ESL
events
Formal
Funcional Verification
functional coverage
Functional Verification
generation
hvl
HW/SW
IEEE 1647
IES
IES-XL
IEV
Incisive
Incisive Enterprise Simulator
Incisive Enterprise Simulator (IES)
Industry Insights
IntelliGen
IP
ISX
ISX (Incisive Software Extensions)
low power
macros
MDV
methodology
metric driven verification (MDV)
Mike Stellfox
Mixed Signal Verification
Multi-domain verification: HW/SW co-verification
multi-language
Object Oriented Programming
OOP
Open Verification Methodology
OVM
OVM e
OVM ML
OVM SV
OVM-e
OVMWorld
performance
sequences
simulation
SimVision
SoC
Specman e
specman elite
Specman/e
Stimulus
System Design and Verification
SystemC
SystemVerilog
team specman
tech tips
test generation
testbench
Testbench simulation
TLM
Trailblazer
Twitter
universal verification methodology
URM
UVC
UVM
UVM training
UVM tutorial
uvmworld.org
verification
Verification methodology
verification strategy
verification tutorial
video
video tutorial
VIP
vr_ad
YouTube
New IntelliGen Statistics Collection Utilility
As noted in white papers , prior posts , and the Specman documentation, since IntelliGen is a totally new stimulus generator than the original "PGEN", there is usually some amount of effort needed to migrate an existing verification environment to fully leverage the power of IntelliGen. To...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Jun 5 2009
IntelliGen Statistics Metrics Collection Utilility
As noted in white papers, posts on the Team Specman Blog, and the Specman documentation, IntelliGen is a totally new stimulus generator than the original "Pgen" and, as a result, there is some amount of effort needed to migrate an existing verification environment to fully leverage the power...
Posted to
Functional Verification Shared Code
(Forum)
by
Corey Goss
on Thu, Jun 4 2009
New "E" text editor and e templates
Imagine Team Specman's surprise when we came across this article on Slashdot about "the new E text editor": http://tech.slashdot.org/article.pl?sid=09/03/24/172202 This was the first we've heard of this product, and we're curious to find out how the author came up with the name...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Wed, May 27 2009
Tech Tip: Weighting Generation of "Extreme" Values
[ Team Specman welcomes guest blogger Vitaly Lagoon, an Architect in the Generation Technology R&D group] Consider the case where you have a generatable variable "x" taking random values from [0..99], i.e. all values are declared equal from the generation point of view. However, imagine...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, May 21 2009
5 min Demo: e Coding With AMIQs DVT IDE
For those of you who can't make it to the CDNLive Munich Designer Expo this week, and/or as promised in the recent interview with AMIQ about their new "DVT" Integrated Development Environment , here is a 5 minute demo introducting DVT's e language-specific features. Enjoy! If video...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Mon, May 18 2009
e Shareware on OVMWorld.org and Cadence Community Sites
As our loyal readers know, we on Team Specman works hard to include code examples inside of our posts whenever possible. However, sometimes the amount of code we want to share with you can exceed the scope of a browser window and/or RSS reader pane. Consequently, we are going to start to leverage some...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, May 14 2009
IEEE P1647-2010 Call For Participation
Attention Specmaniacs: the IEEE 1647 working group is looking for a few additional volunteers to help develop the next version of the e language standard. In case you haven't seen the article from new Working Group chair Darren Galpin on the "Industry Insights" blog , or the call for participation...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, May 12 2009
CDNLive Munich Guide for Specmaniacs
Good news for Specmaniacs based in the EU: next week from May 18-20 is the annual CDNLive! event in Munich. An overview of the conference with info on how to register is here: http://www.cadence.com/cdnlive/eu/2009/pages/default.aspx Naturally CDNLive Munich will cover all aspects of Cadence's technologies...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Mon, May 11 2009
Guest Blog: New IEEE P1647 Chair On What’s Next For e Language
Darren Galpin, senior staff engineer at Infineon , recently became chair of the IEEE P1647 working group for e language standardization. In this guest blog, he describes what’s coming up for the 2010 revision of the verification language, and calls on e users to participate. Trying to standardize...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, May 11 2009
e Coding Made Easy with the “DVT” Integrated Development Environment
Specmaniacs everywhere should be aware of a great, full-featured integrated development environment (IDE) available for e language coding from long time Verification Alliance partner AMIQ . In today's post, Team Specman invites the founder of AMIQ, Cristian Amitroaie, to tell us about this tool,...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Wed, May 6 2009
Page 18 of 23 (225 items)
« First
...
< Previous
16
17
18
19
20
Next >
...
Last »