Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Specman e
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Specman e
ACE
apps
Cadence
debug
DVcon
DVCon 2013
e
e code
e language
EDA
eDoc Specman e
EE Times
eRM
eVC
event
examples
formal
Formal Analysis
formal apps
Formal verification
functional coverage
functional verification
Fundamentals
ICCR -Code Coverage in .html format ??
IDA: Functional Verification
IES
Incisive
Incisive Debug Analyzer
Incisive Enterprise Simulator
Incisive Enterprise Simulator (IES)
IUS
Joe Hupcey III
methodology
metric driven verification (MDV)
metrics
papers
Richard Goering
simulation
Specman
Specman compile eVC
Specman e ports
Specman e randomization
Specman e sequences
Specman e TLM ports
Specman e vr_ad
SpecMan e-code casting
specman mixed HDL ncsim verilog vhdl internal signal
Specman type narrowing constraint
Specman vr_ad
Specman/e
specmanman
SystemVerilog
Team Verify
UVM e
verification
vManager
Incisive Debug Analyzer is a Finalist for EETimes and EDN ACE Software Product of the Year
Great news.... Incisive Debug Analyzer (IDA) is one of five finalists for the EETimes/EDN Annual Creativity in Electronics (ACE) Awards in the Software Product of the Year category. In addition to IDA, Lip-Bu Tan and Cadence are also finalists for ACE Executive of the Year and Company of the Year, respectively...
Posted to
Functional Verification
(Weblog)
by
Karnane
on Mon, Mar 25 2013
DVCon 2013: Functional Verification Is EDA’s “Killer App”
With another year of record attendance, DVCon has again proven that a functional verification-focused mix of trade show and technical conference is what customers need to get their jobs done. Here are some of the some of the highlights I took away from this informative event: DVCon 2013 was a one stop...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Sun, Mar 10 2013
Bidirectional has() and count() List Pseudo-Methods
Hi. As of the 11.1 release, the list.has() and list.count() list pseudo-methods can be treated as bidirectional constraint operators. In 11.1, list.has() and list.count() are solved unidirectionally by default. To ensure that these pseudo-methods are solved as bidirectional expressions, set the config...
Posted to
Functional Verification
(Forum)
by
IonutC
on Tue, Mar 5 2013
Re: time between two events
you have sys.time and sys.realtime. You can log the time value when an event happens (using for example and on block) and next time you can calculate the delta. -hannes
Posted to
Functional Verification
(Forum)
by
hannes
on Thu, Oct 11 2012
Specman Tutorial
Hi everybody , Can anybody please suggest me quickstart tutorial to specman-e . I have knowledge of systemverilog uvm and now i want to shift to specman e. I Have specman 9.2 and above... are there any tutorials provided by cadence with the tools??? Thanks and regs, Pravin
Posted to
Functional Verification
(Forum)
by
pravintavagad
on Mon, Sep 17 2012
Generate random MIN and MAX value from a range of values
Hi All, I would like to know if there is any efficient way to generate a random min and max value from a range of values? i have a range VAL1 to VAL2... I need to generate a min_val and max_value within this range such that min_val >=VAL1 and max_val>min_val and max_val<=VAL2 I am not able to...
Posted to
Functional Verification
(Forum)
by
bharathwajan
on Wed, Aug 1 2012
Error : Overflow, divider cannot be zero
Hi All, I am using a vr ahb (eVC) and i get this error "Overflow, divider cannot be zero" . I have no clue how to debug this error. Coud anyone please throw some light on thsi error?
Posted to
Functional Verification
(Forum)
by
bharathwajan
on Wed, Jun 20 2012
Type conversion from hex String to uint (32 bits) in Specman e
Hi All, I am trying to read a file which has address and data in hex separated by space as shown below : 0001FF 0x47295784 I am having problem with converting the hex string 0001FFF to uint 32 bits and send this to my driver for further action. I have tried the following syntax from the cadence docs...
Posted to
Functional Verification
(Forum)
by
bharathwajan
on Wed, Apr 18 2012
Non HTML coverage report generation using E-manager
Hi, After my specman regression is complete, I am trying to generate a non-html coverage report using E-manager. When i explored the E-manager tool, I could only see HTML report generation options. Is it not possible to generate non-html reports? or atleast any work around to generate one from html?...
Posted to
Functional Verification
(Forum)
by
bharathwajan
on Sun, Feb 19 2012
Re: assertion in e
Another thing I forgot to mention. The event a_ev is a different thing from the expect a_ev. You've used a named expect (expect a_ev is ....). You're allowed to do that in e, since the event and the expect are 2 syntatically different things. Again, fo an on block on the expect, just use the...
Posted to
Functional Verification
(Forum)
by
hannes
on Mon, Dec 19 2011
Page 1 of 3 (25 items) 1
2
3
Next >