Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> SoCs
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
SoCs
abstraction
All Things Analog
Analog
analog assertions
analog verification
analog/mixed-signal
application-driven
applications
apps
Bhagwan
Chang
China
chip design
Coleman
Conformal
convergence
Costello
coverage data
coverage metrics
CPF
creators
Designers Guide Consulting
digital verification
DVCon
DVcon panel
ECOs
EDA
EDA360
embedded software
Enconcert
FPGA
FPGAs
Ghz Circuits
Hogan
IC Design
Incisive
Industry Insights
integrators
Intel
intent
Intrinsix
IP
IP integration
J.L. Gray
Japan
John Pierce
Kundert
low power
MDV
metric-driven
Metric-driven verification
mixed signal
Mixed-Signa
mixed-signal
mixed-signal seminars
mixed-signal ToT
Multicore
Panel
platforms
PLL design
PLL simulation
resurgence of chip design
RF
RNM
signoff
silicon realization
Simulation
Smith
SoC Realization
software
software testing
software validation
software verification
static analysis
Stone
system realization
systems
systems on chip
Tech on Tour
Teggatz
testbench
Triune
UML
UVM
UVM-MS
verification
verification closure
verification plan
Verilog-AMS
videos
vision paper
Vucurevich
webinar
Wind River
wreal
DVCon Panel: Will Differentiation Through Software Kill Chip Design?
Will systems-on-chip (SoCs) become so expensive to design that people are going to buy chips off the shelf, and differentiate products through software alone? That's one question that was put before a panel of EDA industry experts at the DVCon conference Feb. 29, 2012. Short answer -- no, but we...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Mar 1 2012
All Things Analog – Video Interviews with Experts
John Pierce, product marketing director at Cadence, recently sat down with several analog/mixed-signal design and verification experts for "All Things Analog" video interviews. These short (8-11 minute) video clips offer some good insights into analog verification and simulation, PLL design...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jan 4 2012
Webinar: Bringing Digital Verification Methodologies to Mixed-Signal SoCs
It's fairly straightforward (albeit slow) to verify an analog IP block using a Spice simulator. But when that block goes into a mixed-signal system-on-chip (SoC), and the time comes for chip-level verification, a different approach is needed. A recently archived Cadence webinar shows how advanced...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Sep 28 2011
Ten Key Ideas Behind EDA360 – A Revisit
The EDA360 vision paper was published by Cadence one year ago this week. Since that time, EDA360 has been widely discussed throughout the industry - by partners and competitors alike - whether or not they actually use the term "EDA360" or just talk about the ideas behind it. Over the past year...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Apr 28 2011
Is China Ready for Next Generation Mixed-signal Design?
A Chinese design engineer told me that his manager once told him: "You do not have to have creativity but you must know how to imitate!" This is kind of a reflection of the rapid technology growth in China for the past decade, where many of the technology advancements came from learning the...
Posted to
Mixed-Signal Design
(Weblog)
by
QiWang
on Fri, Mar 18 2011
Advanced Mixed-Signal Designs Demand a Unified Methodology
Mobile, automotive, consumer and medical applications require the productive realization of large and complex mixed-signal systems in silicon, and they must be on time and within budget constraints. Process capabilities make it possible to implement analog and RF circuits in CMOS technology at advanced...
Posted to
Mixed-Signal Design
(Weblog)
by
nizic
on Sun, Feb 6 2011
User Interview: Getting “Real” With Mixed-Signal Simulation
Using traditional analog solvers for top-level, mixed-signal SoC simulation is inefficient and impractical. Intrinsix , a design services firm, recently evaluated an alternative solution called real number modeling (RNM). This solution makes it possible to use real numbers in a digital simulation, letting...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Dec 2 2009
Intel's Wind River Acquisition - New Help For Multicore SoCs?
Intel’s recent purchase of Wind River Systems is an important move that could have a significant impact on embedded systems design. One possible outcome is better support for multicore system-on-chip (SoC) development. Intel’s $884 million purchase of Wind River is part of the semiconductor...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jun 10 2009
Page 1 of 1 (8 items)