	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the Digital Implementation blog (individual posts).

Popular Tags

Browse All Tags

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

SoC,digital implementation

CDNLive High-Performance Track: Do You Have What it Takes to Get Your High-Performance SoC to Market?

Implementing SoCs with embedded processors at advanced nodes has become increasingly difficult. This is due to the complexity of the design functionality as well as the low power and increased performance requirements driven by a plethora of end-user applications in modern hand-held devices. Path-breaking...

Posted to Digital Implementation (Weblog) by Vasu Madabushi on Sun, Mar 10 2013
CDNLive! 2012 Proceedings – Over 150 User Presentations on Design and Verification

A fantastic resource is available for chip and system designers -- proceedings from five of the CDNLive! Conferences held in 2012. By my count this includes over 150 user-authored presentations given at CDNLive! Silicon Valley (March 12-13), CDNLive! EMEA (May 6-8), CDNLive! Taiwan (July 11), CDNLive...

Posted to Industry Insights (Weblog) by rgoering on Wed, Jan 9 2013
Mixed Signal: Why The Sudden Attention?

With DAC 2010 rapidly approaching, we can again expect that lots of EDA and IP vendors will use “mixed signal” somewhere in their company’s messaging. Last year it seemed that nearly everyone wanted to jump on the mixed signal “bandwagon” … so what caused this sudden jump in interest in mixed signal...

Posted to Digital Implementation (Weblog) by PeteMc on Mon, May 24 2010
Q&A: New Challenges, New Solutions In IC Implementation

Advanced nodes are raising tough new challenges for analog/mixed-signal and digital IC implementation, according to David Desharnais, group director and product manager for implementation at Cadence. In this interview, he notes where IC designers are struggling and succeeding, and describes Cadence's...

Posted to Industry Insights (Weblog) by rgoering on Mon, Mar 8 2010
Should IC Designers Worry About Temperature?

Three years ago I wrote an EE Times article about the growing importance of thermal gradients and thermal analysis at 90 nm and below. That article turned out to be ahead of its time. Today, thermal issues are not among the top few designer concerns at mainstream process nodes. But indications are that...

Posted to Industry Insights (Weblog) by rgoering on Thu, Jan 21 2010

Page 1 of 1 (5 items)

Popular Tags

Email

Share

Subscribe

Contact Us

SoC,digital implementation

CDNLive High-Performance Track: Do You Have What it Takes to Get Your High-Performance SoC to Market?

CDNLive! 2012 Proceedings – Over 150 User Presentations on Design and Verification

Mixed Signal: Why The Sudden Attention?

Q&A: New Challenges, New Solutions In IC Implementation

Should IC Designers Worry About Temperature?