Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Simulator
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Simulator
.lib
5.1.14
90nm
acceleration
accelerator
ADE
adpflatten
Analysis
CDNLive!
DVClub
DVCon
e
EDA360
emulation
emulator
error
flattening
FPGA
harmonic balance
IC610
ICFB Monte Carlo Variations Spice Model File
Incisive
incisive software extensions
Industry Insights
Intel
internal error
Monte Carlo
monte carlo simulation
mtline model
National Semiconductor
netlist
netlisting
noise
ocean
Ocean analysis
OCEAN script
Oceanscript
OVM
Palladium
PDK
pnoise
port
preview
prototypes
pss
RF Design
RF Inductor
RFIC
setup
Simics
simualtions
simulation
SKILL
specman
spectre
spectreRF pss convergence
steady
stimuli
Team Specman
topology
UVM
verification
verilog
Virtual platform
virtual prototype
Virtuoso
Virtutech
Wind River
PSS Analysis's reliability-Difference between time domain response in PSS and Tran analysis
I'm designing a wide band matching network to drive an antenna.The output pulse at the output of pulse generator is delivered to one N1PORT as the antenna model thet refered to a S1P file with value from 1GHz to 8GHz. I want to use this interface between antenna(S1P port with n1port component) and...
Posted to
RF Design
(Forum)
by
Imank
on Thu, Apr 12 2012
Oceanscript fails to carry on once a simulation bombs
Hello, I use oceanscripting to run my PVT sims in Cadence. However, while running the oceanscript, I have observed that if the simulation fails( due to some convergence issues) during one of the conditions in the script and the evaluated result returns "nil", printf/fprintf functions cannot...
Posted to
Custom IC Design
(Forum)
by
uzzy
on Sat, Oct 22 2011
Re: Monte Carlo Simulation: Global+Local vs Local and Process vs Mismatch
Hi, Me too interested in knowing the same. Have you got any answers/references? Thanks, Leo
Posted to
Custom IC Design
(Forum)
by
LeJonT
on Mon, Oct 17 2011
Why OCEAN script produce different analysis result from ADE?
Hi, I uses a scripts to analyze phase noise of a VCO at different control voltage. I found some data points are significantly different from ADE produced. Then I saved script in ADE and load the script in ocean. The phase noise calculated with ocean script is -80. But at ADE, it is -100. Anyone can tell...
Posted to
Custom IC Design
(Forum)
by
datao
on Thu, Jul 7 2011
Internal error with topology.c
Hi, When I try to run a Spectre dc and trans simulation with my 8-bit-adder circuit, have an internal error stopping the simulation. I get the following messages in the spectre log window: 1) the usual "unable to compile ahdlcmi module library" message (which has not stopped my simulations...
Posted to
Custom IC Design
(Forum)
by
CPete
on Thu, Jun 2 2011
How to Model 40cm tline Using LMG Tool
Hi I want to model a 40cm FR4 line in Cadence using the parameters provided by manufacturer. I modelled a 4cm line using mtline model and LMG tool in it. A parameter of fmax is set to 18GHz as I have to operate at 16GHz. When I tried to model a 20cm TLine, I received error message that, the tool cannot...
Posted to
RF Design
(Forum)
by
saurabhsant
on Sun, Jan 9 2011
MMSIM10.1 -- a release for PA/Transmitter Designers
Fast Envelope Analysis for APSRF and EVM calculation (+ constellation display) feature in ADE/Ocean was instroduced in MMSIM10.1. Comparing to regular Envelope analysis, fast envelope analysis could reduces simulation time from days to few hours without accuracy lose. That features are loved by PA designers...
Posted to
RF Design
(Forum)
by
DevilScorpion
on Tue, Oct 12 2010
Wind River Partnership Links Virtual Prototypes To RTL
There's an important message behind a partnership that Cadence and Wind River announced April 27 - virtual prototypes don't have to stand apart from the rest of the design flow. The partnership promises to build a bridge between virtual prototypes and the RTL implementation and verification environment...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, May 3 2010
Acceleration And Emulation – Why HW/SW Integration Needs Both
Early software development on software virtual prototypes is a great capability, but at some point hardware/software integration requires the accuracy that only real hardware can bring. When that occurs, there are three choices - acceleration, emulation, and FPGA prototypes. Even though we are accustomed...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Apr 26 2010
Re: Cadence and ADS RFIC Dynamic Link with ST65nm models
Hi, Tawna, Do you have any documents about ADS Dynamic link? Thank you. Jingfang
Posted to
RF Design
(Forum)
by
sijing
on Thu, Feb 18 2010
Page 1 of 3 (22 items) 1
2
3
Next >