will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > SimVision/SystemVerilog language
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

SimVision,SystemVerilog language

  • Slow simulation caused by Assertions

    I am using -profile to investigate why my simulation is so slow, and I found the warning: ncsim: *W,FLSTRT the explanation of it is: The assertion is spending a significant amount of time starting new attempts that immediately terminate. In most assertions, such activity can be minimized by optimizations...
    Posted to Functional Verification (Forum) by nwang on Thu, Apr 4 2013
Page 1 of 1 (1 items)